Authors : N.J.R. Muniraj and R.S.D. Wahidhabanu
Abstract: This study proposes a technique termed Adjoint LMS which provides a simple alternative to the other adaptive algorithms. Here we implement Adjoint LMS algorithm into VLSI using Verilog HDL. This ASIC chip is designed, simulated and synthesized using Xilinx FPGA Virtex 2P(2vp30ff896-6) and the workability of the algorithm is tested for noise cancellation and verified using matlab.
N.J.R. Muniraj and R.S.D. Wahidhabanu , 2007. On Ways to Improve Adaptive Adjoint LMS Algorithm Using High Speed Architecture . International Journal of Electrical and Power Engineering, 1: 260-263.