References

Allan, J. and W. Luk, 2001. Parameterised floating-point arithmetic on FPGAs. Proceedings of the 2001 IEEE International Conference on Acoustics Speech and Signal Processing, (ICASSP'01), May 7-11, 2001, IEEE, Salt Lake City, Utah, ISBN: 0-7803-7041-4, pp: 897-900.

Ashrafy, M.A, A. Salem and W. Anis, 2011. An efficient implementation of floating point multiplier. Proceedings of the 2011 Saudi International Conference on Electronics, Communications and Photonics (SIECPC), April 21-26, 2011, IEEE, Riyadh, Saudi Arabia, ISBN: 978-1-4577-0068-2, pp: 1-5.

Ayinala, M., M. Brown and K.K. Parhi, 2012. Pipelined parallel FFT architectures via folding transformation. IEEE. Trans. Very Large Scale Integr. (VLSI) Syst., 20: 1068-1081.
CrossRef  |  Direct Link  |  

Cho, T., H. Lee, J. Park and C. Park, 2011. A high-speed low-complexity modified radix-25 FFT processor for gigabit WPAN applications. Proceedings of the 2011 IEEE International Symposium on Circuits and Systems (ISCAS), May 15-18, 2001, IEEE, Rio de Janeiro, Brazil, ISBN: 978-1-4244-9473-6, pp: 1259-1262.

Garrido, M., J. Grajal, M.A. Sanchez and O. Gustafsson, 2013. Pipelined radix-feedforward FFT architectures. IEEE. Trans. Very Large Scale Integr. (VLSI) Syst., 21: 23-32.
CrossRef  |  Direct Link  |  

Hokenek, E., R.K. Montoye and P.W. Cook, 1990. Second-generation RISC floating point with multiply-add fused. IEEE. J. Solid-State Circuits, 25: 1207-1213.
CrossRef  |  Direct Link  |  

Huang, L., S. Ma, L. Shen, Z. Wang and N. Xiao, 2012. Low-cost binary128 floating-point FMA unit design with SIMD support. IEEE Trans. Comput., 61: 745-751.
CrossRef  |  Direct Link  |  

Lienhart, G., A. Kugel, and R. Manner, 2006. Rapid development of high performance floating-point pipelines for scientific simulation. Proceedings of the 20th IEEE International Symposium on Parallel and Distributed Processing, April 25-29, 2006, IEEE, Rhodes Island, Greece, ISBN: 1-4244-0054-6, pp: 1-8.

Mottaghi-Dastjerdi, M., A. Afzali-Kusha and M. Pedram, 2009. BZ-FAD: A low-power low-area multiplier based on shift-and-add architecture. IEEE. Trans. Very Large Scale Integr. Syst., 17: 302-306.
CrossRef  |  Direct Link  |  

Quinnell, E., Jr., Swartzlander, E. Earl and C. Lemonds, 2008. Bridge floating-point fused multiply-add design. IEEE. Trans. Very Large Scale Integr. (VLSI) Syst., 16: 1727-1731.
CrossRef  |  Direct Link  |  

Salehi, S.A., R. Amirfattahi and K.K. Parhi, 2013. Pipelined architectures for real-valued FFT and hermitian-symmetric IFFT with real datapaths. IEEE. Trans. Circuits Syst. II: Express Briefs, 60: 507-511.
CrossRef  |  Direct Link  |  

Seidel, P.M. and G. Even, 2004. Delay-optimized implementation of IEEE floating-point addition. IEEE. Trans. Comput., 53: 97-113.
CrossRef  |  Direct Link  |  

Takahashi, D., 2003. A radix-16 FFT algorithm suitable for multiply-add instruction based on Goedecker method. Proceedings of the 2003 International Conference on Multimedia and Expo, ICME'03, July 6-9, 2003, IEEE, New York, USA., ISBN: 0-7803-7965-9, pp: II-845.

Xiao, H., A. Pan, Y. Chen and X. Zeng, 2008. Low-cost reconfigurable VLSI architecture for fast fourier transform. IEEE. Trans. Consum. Electron., 54: 1617-1622.
CrossRef  |  Direct Link  |