Asian Journal of Information Technology

Year: 2007
Volume: 6
Issue: 4
Page No. 511 - 514

An FPGA Based Implementation of CA-CFAR Processor

Authors : Thamir R. Saed , Jawad K. Ali and Ziad T. Yassen

Abstract: In this study, a constant false alarm rate processor is investigated and a special focusing is devoted to the cell-average constant false alarm rate (CA-CFAR) processor. This processor is analyzed and its performance is estimated. An FPGA-based CA-CFAR processor has been implemented using Xilinx integrated circuit chip XC9600. The implemented processor using this technique has been tested with signals imbedded with different types of clutter and noise-alike signals. The implementation process and the processor response reflect how this digital tool is excellent due to its high reliability and flexibility.

How to cite this article:

Thamir R. Saed , Jawad K. Ali and Ziad T. Yassen , 2007. An FPGA Based Implementation of CA-CFAR Processor . Asian Journal of Information Technology, 6: 511-514.

Design and power by Medwell Web Development Team. © Medwell Publishing 2022 All Rights Reserved