Asian Journal of Information Technology

Year: 2018
Volume: 17
Issue: 2
Page No. 114 - 118

Pulse Width Based CMOS Subcircuits for Voltage Mode Analog Neuron with 180 nm Technology

Authors : Mithila Ayyavoo and Vijayakumari Valsalam

Abstract: This study presents CMOS implementation of Voltage input to Pulse Converter (VPC) and activation function circuits in 180nm technology using PWM technique. The CMOS circuits are built with ±1.8 V supply. The circuits designed are reliably used in input or hidden layers of neural network. The pulsed output from VPC can be given as input to synapse multiplier along with activation function that uses PWM signals to compute. These subcircuits are of immense importance when an overall design goal is CMOS Multilayer Perceptron (MLP) design with PWM technique. The performance parameters are simulated and observed using cadence spectre Virtuoso 6.1.6 BSIM3v3.

How to cite this article:

Mithila Ayyavoo and Vijayakumari Valsalam, 2018. Pulse Width Based CMOS Subcircuits for Voltage Mode Analog Neuron with 180 nm Technology. Asian Journal of Information Technology, 17: 114-118.

Design and power by Medwell Web Development Team. © Medwell Publishing 2022 All Rights Reserved