References

Aksoy, L., C. Lazzari, E. Costa, P. Flores and J. Monteiro, 2011. Optimization of area in digit-serial multiple constant multiplications at gate-level. Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), May 15-18, 2011, IEEE, Rio de Janeiro, Brazil, ISBN: 978-1-4244-9473-6, pp: 2737-2740.

Dholakia, A., 2012. Introduction to Convolutional Codes With Applications. Vol. 275, Springer Science & Business Media, North Carolina, USA., ISBN: 978-1-4613-6168-8, Pages: 208.

Dib, D.A.E. and M.I. Elmasry, 2004. Modified register-exchange viterbi decoder for low-power wireless communications. Circuits Syst. I Regul. Pap. IEEE. Trans., 51: 371-378.
CrossRef  |  Direct Link  |  

Forney, J.G.D., 1972. Maximum-likelihood sequence estimation of digital sequences in the presence of intersymbol interference. Inf. Theory IEEE. Trans., 18: 363-378.
CrossRef  |  Direct Link  |  

Forney, J.G.D., 1973. The viterbi algorithm. Proc. IEEE., 61: 268-278.
CrossRef  |  Direct Link  |  

Goo, Y.J. and H. Lee, 2008. Two bit-level pipelined viterbi decoder for high-performance UWB applications. Proceedings of the IEEE International Symposium on Circuits and Systems ISCAS, May 18-21, 2008, IEEE, Seattle, Washington, ISBN: 978-1-4244-1683-7, pp: 1012-1015.

Haene, S., A. Burg, D. Perels, P. Luethi and N. Felber et al., 2005. FPGA implementation of Viterbi decoders for MIMO-BICM. Proceedings of the the Thirty-Ninth Asilomar Conference on Signals, Systems and Computers, October 28, 2005, IEEE, Pacific Grove, California, ISBN: 1-4244-0131-3, pp: 734-738.

Kang, I. and J.A.N. Willson, 1998. Low-power viterbi decoder for CDMA mobile terminals. Solid-State Circuits IEEE. J., 33: 473-482.
CrossRef  |  Direct Link  |  

Karim, M.U., M.U.K. Khan and Y.M. Khawaja, 2011. An area reduced, speed optimized implementation of Viterbi decoder. Proceedings of the International Conference on Computer Networks and Information Technology (ICCNIT), July 11-13, 2011, IEEE, Abbottabad, Pakistan, ISBN: 978-1-61284-940-9, pp: 93-98.

Kim, J., S. Yoshizawa and Y. Miyanaga, 2009. Design of variable wordlength viterbi decoder in BICM-OFDM systems. Proceedings of the 9th International Symposium on Communications and Information Technology ISCIT, September 28-30, 2009, IEEE, Icheon, South Korea, ISBN: 978-1-4244-4521-9, pp: 849-852.

Landernas, K., J. Holmberg and O. Gustafsson, 2004. Implementation of bit-level pipelined digit-serial multipliers. Proceedings of the 6th Symposium on Nordic Signal Processing NORSIG, June 9-11, 2004, Malardalen University, Espoo, Finland, pp: 125-128.

Parhi, K.K. and D.G. Messerschmitt, 1987. Concurrent cellular VLSI adaptive filter architectures. Circuits Syst. IEEE. Trans., 34: 1141-1151.
CrossRef  |  Direct Link  |  

Parhi, K.K., 1989. Look-ahead in dynamic programming and quantizer loops. Proceedings of the IEEE International Symposium on Circuits and Systems, May 8-11, 1989, IEEE, Portland, Oregon, pp: 1382-1387.

Parhi, K.K., 1999. VLSI Digital Signal Processing Systems: Design and Implementation. John Wiley and Sons, New Jersey, USA., ISBN: 9780471241867, Pages: 808.

Santhi, M., G. Lakshminarayanan and S.V. Varadhan, 2008. FPGA based asynchronous pipelined viterbi decoder using two phase bundled-data protocol. Proceedings of the International Conference on SoC Design ISOCC'08, November 24-25, 2008, IEEE, Busan, South Korea, ISBN: 978-1-4244-2598-3, pp: 314-317.

Santhi, M., G. Lakshminarayanan, R. Sundaram and N. Balachander, 2009. Synchronous pipelined two-stage radix-4 200Mbps MB-OFDM UWB viterbi decoder on FPGA. Proceedings of the International Conference on SoC Design Conference (ISOCC), November 23-24, 2009, IEEE, Busan, South Korea, pp: 468-471.

Sun, Y. and Z. Ding, 2012. FPGA Design and Implementation of a Convolutional Encoder and a Viterbi Decoder Based on 802.11 a for OFDM. Wirel. Eng. Technol., 3: 125-131.
CrossRef  |  Direct Link  |  

Zengliang, Z. and X. Cheng, 2011. Design method of viterbi decoding of convolutional code based on VHDL. Proceedings of the 2011 IEEE 3rd International Conference on Communication Software and Networks (ICCSN), May 27-29, 2011, IEEE, Xian, China, ISBN: 978-1-61284-485-5, pp:178-181.

Zhang, X. and K.K. Parhi, 2004. High-Speed VLSI architectures for the AES algorithm. IEEE Trans. Very Large Scale Integr. Syst., 12: 957-967.
CrossRef  |