References

Barnhart, C., V. Brunkhorst, F. Distler, O. Farnsworth and A. Ferko et al., 2002. Extending OPMISR beyond 10x scan test efficiency. IEEE. Des. Test, 19: 65-72.
CrossRef  |  Direct Link  |  

Das, D. and N.A. Touba, 2000. Reducing test data volume using external/LBIST hybrid test patterns. Proceedeings of the International Conference on Test, October 5-5, 2000, IEEE, Austin, Texas, USA, ISBN:0-7803-6546-1, pp: 115-122.

Dorsch, R. and H.J. Wunderlich, 2001. Tailoring ATPG for embedded testing. Proceedings of the International Conference on Test, November 1-1, 2001, IEEE, Germany, ISBN:0-7803-7169-0, pp: 530-537.

Filipek, M., G. Mrugalski, N. Mukherjee, D.B. Nadeau and J. Rajski et al., 2015. Low-power programmable PRPG with test compression capabilities. IEEE. Trans. Very Large Scale Integr. Syst., 23: 1063-1076.
CrossRef  |  Direct Link  |  

Gerstendorfer, S. and H.J. Wunderlich, 2000. Minimized power consumption for scan-based BIST. J. Electron. Test., 16: 203-212.
CrossRef  |  Direct Link  |  

Gherman, V., H.J. Wunderlich, H. Vranken, F. Hapke and M. Wittke et al., 2004. Efficient pattern mapping for deterministic logic BIST. Proceedings of the International Conference on Test ITC-2004, October 26-28, 2004, IEEE, Germany, ISBN:0-7803-8580-2, pp: 48-56.

Girard, P., L. Guiller, C. Landrault, S. Pravossoudovitch and H.J. Wunderlich, 2001. A modified clock scheme for a low power BIST test pattern generator. Proceedings of the 19th VLSI Test Symposium, April 29-May-3, 2001, Marina Del Rey, CA., pp: 306-311.

Girard, P., N. Nicolici and X. Wen, 2010. Power-Aware Testing and Test Strategies for Low Power Devices. Springer Berlin, Germany, ISBN:978-1-4419-0927-5, Pages: 357.

Hakmi, A.W., H.J. Wunderlich, C.G. Zoellin, A. Glowatz and F. Hapke, 2007. Programmable deterministic built-in self-test. Proceedings of the 2007 IEEE International Conference on Test, October 21-26, 2007, IEEE, Hamburg, Germany, ISBN:978-1-4244-1127-6, pp: 1-9.

Hakmi, A.W., S. Holst, J. Schloffel, F. Hapke and H.J. Wunderlich et al., 2009. Restrict encoding for mixed-mode bist. Proceedings of the 27th IEEE Symposium on VLSI Test, May 3-7, 2009, IEEE, Hamburg, Germany, pp: 179-184.

Hellebrand, S., H.G. Liang and H.J. Wunderlich, 2001. A mixed mode BIST scheme based on reseeding of folding counters. J. Electron. Test., 17: 341-349.
CrossRef  |  Direct Link  |  

Hellebrand, S., J. Rajski, S. Tarnick, S. Venkataraman and B. Courtois, 1995. Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registers. IEEE. Trans. Comput., 44: 223-233.
CrossRef  |  Direct Link  |  

Ichino, K., T. Asakawa, S. Fukumoto, K. Iwasaki and S. Kajihara, 2001. Hybrid BIST using partially rotational scan. Proceedings of the 2001 10th Asian Symposium on Test, November 19-21, 2001, IEEE, Japan, ISBN:0-7695-1378-6, pp: 379-384.

Jas, A., C.V. Krishna and N.A. Touba, 2004. Weighted pseudorandom hybrid BIST. IEEE. Trans. Very Large Scale Integr. Syst., 12: 1277-1283.
CrossRef  |  Direct Link  |  

Kapur, R., S. Mitra and T.W. Williams, 2008. Historical perspective on scan compression. IEEE Design Test Comput., 25: 114-120.
CrossRef  |  

Krishna, C.V. and N.A. Touba, 2002. Reducing test data volume using LFSR reseeding with seed compression. Proceedings of the International Conference on Test, October 10-10, 2001, IEEE, Austin, Texas, USA, ISBN:0-7803-7542-4, pp: 321-330.

Krishna, C.V. and N.A. Touba, 2003. Hybrid BIST using an incrementally guided LFSR. Proceedings of the 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, November 5-5, 2003, IEEE, Austin, Texas, USA, ISBN:0-7695-2042-1, pp: 217-224.

Lee, J. and N.A. Touba, 2007. LFSR-reseeding scheme achieving low-power dissipation during test. IEEE. Trans. Comput. Aided Des. Integr. Circ. Syst., 26: 396-401.
CrossRef  |  Direct Link  |  

Li, L. and K. Chakrabarty, 2004. Test set embedding for deterministic BIST using a reconfigurable interconnection network. IEEE. Trans. Comput. Aided Des. Integr. Circ. Syst., 23: 1289-1305.
CrossRef  |  Direct Link  |  

Li, L. and K. Chakrabarty, 2005. Hybrid BIST based on repeating sequences and cluster analysis. Proceedings of the Conference on Design, Automation and Test in Europe, March 7-11, 2005, IEEE, Austin, Texas, ISBN: 0-7695-2288-2, pp: 1142-1147.

Liang, H.G., S. Hellebrand and H.J. Wunderlich, 2002. Two-dimensional test data compression for scan-based deterministic BIST. J. Electron. Test., 18: 159-170.
CrossRef  |  Direct Link  |  

Lin, X. and J. Rajski, 2010. Adaptive low shift power test pattern generator for logic BIST. Proceedings of the 2010 19th IEEE Symposium on Asian Test, December 1-4, 2010, IEEE, Wilsonvill, Oregon, USA, ISBN:978-1-4244-8841-4, pp: 355-360.

Liu, X. and Q. Xu, 2009. On simultaneous shift-and capture-power reduction in linear decompressor-based test compression environment. Proceedings of the 2009 International Conference on Test, November 1-6, 2009, IEEE, China, ISBN:978-1-4244-4868-5, pp: 1-10.

Rajski, J., J. Tyszer, M. Kassab and N. Mukherjee, 2004. Embedded deterministic test. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst., 23: 776-792.
CrossRef  |  Direct Link  |  

Rosinger, P.M., A.B.M. Hashimi and N. Nicolici, 2002. Low power mixed-mode BIST based on mask pattern generation using dual LFSR re-seeding. Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors, September 18-18, 2002, September 18-18, 2002, pp: 474-479.

Solecki, J., J. Tyszer, G. Mrugalski, N. Mukherjee and J. Rajski, 2012. Low power programmable PRPG with enhanced fault coverage gradient. Proceedings of the 2012 IEEE International Conference on Test, November 5-8, 2012, IEEE, Wilsonville, Oregon, USA, ISBN:978-1-4673-1594-4, pp: 1-9.

Tehranipoor, M., M. Nourani and N. Ahmed, 2005. Low transition LFSR for BIST-based applications. Proceedings of the 14th Asian Symposium on Test (ATS'05), December 18-21, 2005, IEEE, Maryland, ISBN: 0-7695-2481-8, pp: 138-143.

Touba, N.A. and E.J. McCluskey, 2001. Bit-fixing in pseudorandom sequences for scan BIST. IEEE. Trans. Comput. Aided Des. Integr. Circ. Syst., 20: 545-555.
CrossRef  |  Direct Link  |  

Touba, N.A., 2006. Survey of test vector compression techniques. IEEE Des. Test Comput., 23: 294-303.
CrossRef  |  Direct Link  |  

Wang, S. and S.K. Gupta, 1999. LT-RTPG: A new test-per-scan BIST TPG for low heat dissipation. Proceedings of the International Test Conference, September 28-30, 1999, Atlantic City, NJ., pp: 85-94.

Wang, Z. and K. Chakrabarty, 2005. Test data compression for IP embedded cores using selective encoding of scan slices. Proceedings of the IEEE International Conference on Test, November 8-8, 2005, IEEE, Austin, Texas, ISBN: 0-7803-9038-5, pp: 10-590.

Wohl, P., J.A. Waicukauski, S. Patel and M.B. Amin, 2003. X-tolerant compression and application of scan-ATPG patterns in a BIST architecture. Proceedings of the International Conference on Test, October 6-10, 2003, IEEE, california, USA., pp: 727-736.

Wohl, P., J.A. Waicukauski, S. Patel, F. DaSilva and T.W. Williams et al., 2005. Efficient compression of deterministic patterns into multiple PRPG seeds. Proceedings of the IEEE International Conference on Test, November 8-8, 2005, IEEE, California, USA, ISBN: 0-7803-9038-5, pp: 10-10.

Wu, M.F., J.L. Huang, X. Wen and K. Miyase, 2008. Reducing power supply noise in linear-decompressor-based test data compression environment for at-speed scan testing. Proceedings of the 2008 IEEE International Conference Test, October 28-30, 2008, IEEE, Taiwan, ISBN: 978-1-4244-2402-3, pp: 1-10.

Wunderlich, H.J. and G. Kiefer, 1996. Bit-flipping BIST. Proceedings of the 1996 IEEE/ACM International Conference on Computer-Aided Design, November 10-14, 1996, IEEE, San Jose, California, USA, ISBN:0-8186-7597-7, pp: 337-343.

Zoellin, C., H.J. Wunderlich, N. Maeding and J. Leenstra, 2006. BIST power reduction using scan-chain disable in the cell processor. Proceedigs of the 2006 IEEE International Conference on Test, October 22-27, 2006, IEEE, Germany, ISBN: 1-4244-0291-3, pp: 1-8.