Asian Journal of Information Technology
750 - 755
Aguirrre-Hernandez, M. and M. Linares-Aranda, 2011. CMOS Full-adders for energy-efficient arithmetic applications. Trans. Very Large Scale Integration Syst., 19: 718-721.CrossRef |
Bhattacharyya, P., B. Kundu, S. Ghosh, V. Kumar and A. Dandapat, 2015. Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit. IEEE Trans. Very Large Scale Integrat. (VLSI) Syst., 23: 2001-2008.CrossRef | Direct Link |
Foroutan, V., M. Taheri, K. Navi and A.A. Mazreah, 2014. Design of two low-power full adder cells using GDI structure and hybrid CMOS logic style. Integrat. VLSI J., 47: 48-61.CrossRef | Direct Link |
Goel, S., M.A. Elgamel and M.A. Bayoumi, 2003. Novel design methodology for high-performance XOR-XNOR circuit design. Proceedings of the 16th Symposium on Integrated Circuits and Systems Design, September 8-11, 2003, IEEE., pp: 71-76.
Hassoune, I., D. Flandre, I. O'Connor and J.D. Legat, 2010. ULPFA: A new efficient design of a power-aware full adder. IEEE Trans. Circ. Syst. I: Regular Papers, 57: 2066-2074.CrossRef |
Navi, K., M. Maeen, V. Foroutan, S. Timarchi and O. Kavehei, 2009. A novel low-power full-adder cell for low voltage. Integrat. VLSI J., 42: 457-467.CrossRef | Direct Link |
Prashanth, P. and P. Swamy, 2011. Architecture of adders based on speed, area and power dissipation. Proceedings of the World Congress on Information and Communication Technologies, December 11-14, 2011, Mumbai, pp: 240-244.
Wairya, S., G. Singh, R.K. Nagaria and S. Tiwari, 2011. Design analysis of XOR (4T) based low voltage CMOS full adder circuit. Proceedings of the IEEE 2011 Nirma University International Conference on Engineering, December 8-10, 2011, Ahmedabad, Gujarat, pp: 1-7.
Zavarei, M.J., M.R. Baghbanmanesh, E. Kargaran, H. Nabovati and A. Golmakani, 2011. Design of new full adder cell using hybrid-CMOS logic style. Proceedings of the 18th IEEE International Conference on Electronics, Circuits and Systems, December 11-14, 2011, Beirut, pp: 451-454.