Asian Journal of Information Technology

Year: 2017
Volume: 16
Issue: 9
Page No. 691 - 698

A Low Offset Low Power Dynamic Comparator for High-Speed Applications in 65 nm Technology

Authors : Arumugam Sathishkumar and Siddhan Saravanan

References

Amico, S.D., G. Cocciolo, A. Spagnolo, M.De. Matteis and A. Baschirotto, 2014. A 7.65-mw 5-bit 90-nm 1-gs/s folded interpolated ADC without calibration. IEEE. Trans. Instrum. Meas., 63: 295-303.
CrossRef  |  Direct Link  |  

Babayan-Mashhadi, S. and R. Lotfi, 2014. Analysis and design of a low-voltage low-power double-tail comparator. IEEE. Trans. Very Large Scale Integr. Syst., 22: 343-352.
CrossRef  |  Direct Link  |  

Boni, A., G. Melcher and C. Morandi, 1998. 3.3-V, 200-Ms/s BiCMOS comparator for current-mode interpolation using a transconductance stage. IEEE. J. Solid-State Circuits, 33: 1563-1567.
CrossRef  |  Direct Link  |  

Bruccoleri, M. and P. Cusinato, 1996. Offset reduction technique for use with high speed CMOS comparators. Electron. Lett., 32: 1193-1194.
CrossRef  |  Direct Link  |  

Huang, C.H. and J.S. Wang, 2003. High-performance and power-efficient CMOS comparators. IEEE J. Solid-State Circuits, 38: 254-262.
CrossRef  |  

Jung, Y., S. Lee, J. Chae and G.C. Temes, 2011. Low-power and low-offset comparator using latch load. Electron. Lett., 47: 167-168.
CrossRef  |  Direct Link  |  

Kotani, K., T. Shibata and T. Ohmi, 1998. CMOS charge-transfer preamplifier for offset-fluctuation cancellation in low-power A/D converters. IEEE. J. Solid-State Circuits, 33: 762-769.
CrossRef  |  Direct Link  |  

McCarroll, B.J., C.G. Sodini and H.S. Lee, 1988. A high-speed CMOS comparator for use in an ADC. IEEE. J. Solid-State Circuits, 23: 159-165.
CrossRef  |  Direct Link  |  

Nakajima, Y., N. Kato, A. Sakaguchi, T. Ohkido and T. Miki, 2013. A 7-bit, 1.4 GS/s ADC with offset drift suppression techniques for one-time calibration. IEEE. Trans. Circuits Syst. I: Regul. Pap., 60: 1979-1990.
CrossRef  |  Direct Link  |  

Petersen, D., H. Ko and V.T. Duzer, 1987. Dynamic behavior of a josephson iatching comparator for use in a high-speed analog-to-digital converter. IEEE. Trans. Magn., 23: 891-894.
CrossRef  |  Direct Link  |  

Scott, J.W., W.L. Lee, C.H. Giancarlo and C.G. Sodini, 1986. CMOS implementation of an immediately adaptive delta modulator. IEEE. J. Solid-State Circuits, 21: 1088-1095.
CrossRef  |  Direct Link  |  

Wang, C.C., C.F. Wu and K.C. Tsai, 1998. 1 GHz 64-bit high-speed comparator using ANT dynamic logic with two-phase clocking. IEEE Proc. Comput. Digital Tech., 145: 433-436.
CrossRef  |  Direct Link  |  

Xu, D., S. Xu and G. Chen, 2015. High-speed low-power and low-power supply voltage dynamic comparator. Electron. Lett., 51: 1914-1916.
CrossRef  |  Direct Link  |  

Xu, Y., L. Belostotski and J.W. Haslett, 2014. A 65-nm CMOS 10-GS/s 4-bit background-calibrated noninterleaved flash ADC for radio astronomy. IEEE. Trans. Very Large Scale Integr. Syst., 22: 2316-2325.
CrossRef  |  Direct Link  |  

Yin, G.M., F.O. Eynde and W. Sansen, 1992. A high-speed CMOS comparator with 8-b resolution. IEEE. J. Solid-State Circuits, 27: 208-211.
CrossRef  |  Direct Link  |  

Zeller, S., C. Muenker, R. Weigel and T. Ussmueller, 2014. A 0.039 mm Inverter-Based 1.82 mW 68.6 dB-SNDR 10 MHz-BW CT--ADC in 65 nm CMOS using power-and area-efficient design techniques. IEEE. J. Solid-State Circuits, 49: 1548-1560.
CrossRef  |  Direct Link  |  

Zhu, Z., Z. Qiu, Y. Shen and Y. Yang, 2014. A 2.67 fJ/c.-s. 27.8 kS/s 0.35 V 10-bit successive approximation register analogue-to-digital converter in 65 nm complementary metal oxide semiconductor. IET Circuits Devices Syst., 8: 427-434.
CrossRef  |  Direct Link  |  

Design and power by Medwell Web Development Team. © Medwell Publishing 2022 All Rights Reserved