References

Agrawal, A.K., A. Mishra and R.K. Nagaria, 2010. Proposing a novel low-power high-speed mixed GDI full adder topology. Proceeding of the International Conference on Power, Control and Embedded Systems, November 29- December 1, 2010, Allahabad, India, pp: 1-6.

Aguirrre-Hernandez, M. and M. Linares-Aranda, 2011. CMOS Full-adders for energy-efficient arithmetic applications. Trans. Very Large Scale Integration Syst., 19: 718-721.
CrossRef  |  

Akter, M., M.B.I. Reaz, F. Mohd-Yasin and F. Choong, 2008. A modified-set partitioning in hierarchical trees algorithm for real-time image compression. J. Commun. Technol. Electr., 53: 642-650.
CrossRef  |  Direct Link  |  

Akter, M., M.B.I. Reaz, F. Mohd-Yasin and F. Choong, 2008. Hardware implementations of an image compressor for mobile communications. J. Commun. Technol. Electr., 53: 899-910.
CrossRef  |  Direct Link  |  

Hu, J. and J. Wang, 2011. Low power design of a full adder standard cell. Proceedings of the 54th IEEE International Symposium on Circuits and Systems, August 7-10, 2011, Ningbo, China, pp:1-4.

Kumar, M., S.K. Arya and S. Pandey, 2011. Single bit full adder design using 8 transistors with novel 3 transistors XNOR gate. Int. J. VLSI Des. Commun. Syst., 2: 47-59.
Direct Link  |  

Leblebici, Y. and S.M. Kang, 1999. CMOS Digital Integrated Circuits. 2nd Edn., McGraw Hill, Singapore.

Marufuzzaman, M., M.B.I. Reaz and M.A.M. Ali, 2010. FPGA Implementation of an intelligent current dq PI controller for FOC PMSM drives. Proceedings of the International Conference on Computer Applications and Industrial Electronics, December, 5-7, 2010, Kuala Lumpur, Malaysia, pp: 600-603.

Mogaki, S., M. Kamada, T. Yonekura, S. Okamoto, Y. Ohtaki and M.B.I. Reaz, 2007. Time-stamp service makes real-time gaming cheat-free. Proceedings of the 6th Annual Workshop on Network and Systems Support for Games: Netgames 2007, September 19-20, Melbourne, Australia, pp: 135-138.

Mohd-Yasin, F., A.L. Tan and M.I. Reaz, 2004. The FPGA prototyping of iris recognition for biometric identification employing neural network. Proceedings of the 16th International Conference on Microelectronics, December 6-8, 2004, Tunis, Tunesia, pp: 458-461.

Rabaey, J., 1996. Digital Integrated Circuits: A Design Perspective. Prentice Hall, Englewood Cliffs, NJ.

Reaz, M.B.I. and L.S. Wei, 2004. Adaptive linear neural network filter for fetal ECG extraction. Proceedings of the International Conference on Intelligent Sensing and Information Processing, January 4-7, 2004, Chennai, India, pp: 321-324.

Reaz, M.B.I., F. Choong and F. Mohd-Yasin, 2006. VHDL modeling for classification of power quality disturbance employing wavelet transform, artificial neural network and fuzzy logic. Simulation, 82: 867-888.
CrossRef  |  

Reaz, M.B.I., F. Choong, M.S. Sulaiman and F. Mohd-Yasin, 2007. Prototyping of wavelet transform, artificial neural network and fuzzy logic for power quality disturbance classifier. Electr. Power Components Syst., 35: 1-17.
CrossRef  |  Direct Link  |  

Reaz, M.B.I., F. Mohd-Yasin, S.L. Tan, H.Y. Tan and M.I. Ibrahimy, 2005. Partial encryption of compressed images employing FPGA. Proceedings of the IEEE International Symposium on Circuits and Systems, May 23-26, 2005, Kobe, Japan, pp: 2385-2388.

Reaz, M.B.I., M.I. Ibrahimy, F. Mohd-Yasin, C.S. Wei and M. Kamada, 2007. Single core hardware module to implement encryption in TECB mode. Informacije MIDEM J. Microelect. Electron Compon. Mater., 37: 165-171.

Reaz, M.B.I., M.T. Islam, M.S. Sulaiman, M.A.M. Ali, H. Sarwar and S. Rafique, 2003. FPGA realization of multipurpose FIR filter. Proceedings of the Parallel and Distributed Computing, Applications and Technologies, August 27-29, 2003, Chengdu, pp: 912-915.

Rogenmoser, R. and H. Kaeslin, 1997. The impact of transistor sizing on power efficiency in submicron CMOS circuits. IEEE J. Solid-State Circuits, 32: 1142-1145.
CrossRef  |  

Shams, A.M., T.K. Darwish and M.A. Bayoumi, 2002. Performance analysis of low-power 1-bit CMOS full adder cells. IEEE Trans. Very Large Scale Integr. Syst., 10: 20-29.
Direct Link  |  

Singh, A.K., C.M.R. Prabhu, K.M. Almadhagi, S.F. Farea and K. Shaban, 2010. A proposed 10-T full adder cell for low power consumption. Proceedings of the International Conference on Electrical Engineering/Electronics Computer Telecommunications and Information Technology, May 19-21, 2010, Keroh, Malaysia, pp: 389-391.

Sinha, D., T. Sharma, K.G. Sharma and B.P. Singh, 2011. Design and analysis of low power 1-bit full adder cell. Proceedings of the 3rd International Conference on Electronics Computer Technology, April 8-10, 2011, Lakshmangarh, India, pp: 303-305.

Wang, D., M. Yang, W. Cheng, X. Guan, Z. Zhu and Y. Yang, 2009. Novel low power full adder cells in 180nm CMOS technology. Proceedings of 4th IEEE Conference on Industrial Electronics and Applications, May 25-27, 2009, Xian, China, pp: 430-433.