References

Cai, Y., K. Mai and O. Mutlu, 2015. Comparative evaluation of FPGA and ASIC implementations of bufferless and buffered routing algorithms for on-chip networks. Proceedings of the 2015 16th International Symposium on Quality Electronic Design (ISQED), March 2-4, 2015, IEEE, Santa Clara, CA, USA., pp: 475-484.

Carloni, L.P., P. Pande and Y. Xie, 2009. Networks-on-chip in emerging interconnect paradigms: Advantages and challenges. Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, May 10-13, 2009, IEEE Computer Society, Washington, DC, USA., ISBN:978-1-4244-4142-6, pp: 93-102.

Chen, Y.Y., E.J. Chang, H.K. Hsin, K.C.J. Chen and A.Y.A. Wu, 2017. Path-diversity-aware fault-tolerant routing algorithm for network-on-chip systems. IEEE. Trans. Parallel Distrib. Syst., 28: 838-849.
CrossRef  |  Direct Link  |  

Duarte, M.E., 2003. Networks on Chip (NOC): Design Challenges. In: International Conference on Computer Architecture, Omondi, A. and S. Sedukhin (Eds.). ICCA, Amsterdam, The Netherlands, pp: 121-128.

Gu, X., H. Cai, K. Cui, N. Huang and Y. Yang, 2016. Research on congestion perception and control of network on chip. Proceedings of the International Congress on Image and Signal Processing, BioMedical Engineering and Informatics (CISP-BMEI), October 15-17, 2016, IEEE, Datong, China, ISBN: 978-1-5090-3711-7, pp: 866-870.

Holden, J., R. Hulman, L. Holden, M. Musa and E. Schaefer et al., 2010. A simplified AES algorithm. J. Eng. Algorithm, 1: 1-5.

Kavyashree, G.S., S.S. Bhusare and S. Shirahatti, 2016. Architectural based congestion management for network on chip implemented on FPGA. Proceedings of the 2016 2nd International Conference on Applied and Theoretical Computing and Communication Technology (iCATccT), July 21-23, 2016, IEEE, Bangalore, India, pp: 258-263.

Kumar, M., K. Kumar, S.K. Gupta and Y. Kumar, 2016. FPGA based design of area efficient router architecture for Network on Chip (NoC). Proceedings of the 2016 International Conference on Computing, Communication and Automation (ICCCA), April 29-30, 2016, IEEE, Noida, India, ISBN:978-1-5090-1667-9, pp: 1600-1605.

Kumar, R. and A. Gordon-Ross, 2016. MACS: A highly customizable low-latency communication architecture. IEEE. Trans. Parallel Distrib. Syst., 27: 237-249.
CrossRef  |  Direct Link  |  

Kurokawa, Y. and M. Fukushi, 2016. A prototype router circuit for extended 2D mesh network on chips. Proceedings of the 2016 IEEE 5th Global Conference on Consumer Electronics, October 11-14, 2016, IEEE, Kyoto, Japan, ISBN:978-1-5090-2334-9, pp: 1-2.

Liu, J., J. Harkin, Y. Li and L.P. Maguire, 2016. Fault-tolerant networks-on-chip routing with coarse and fine-grained look-ahead. IEEE. Trans. Comput. Aided Des. Integr. Circuits Syst., 35: 260-273.
CrossRef  |  Direct Link  |  

Luo-Feng, G., D. Gao-ming, Z. Duo-Li, G. Ming-Lun and H. Ning et al., 2008. Design and performance evaluation of a 2D-mesh network on chip prototype using FPGA. Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems (APCCAS 2008), November 30-December 3, 2008, IEEE, Macao, China, ISBN:978-1-4244-2341-5, pp: 1264-1267.

Prasad, E.L., A.R. Reddy and M.G. Prasad, 2016. EFASBRAN: Error free adaptive shared buffer router architecture for network on chip. Procedia Comput. Sci., 89: 261-270.
Direct Link  |  

Schelle, G. and D. Grunwald, 2008. Exploring FPGA network on chip implementations across various application and network loads. Proceedings of the International Conference on Field Programmable Logic and Applications (FPL 2008), September 8-10, 2008, IEEE, Heidelberg, Germany, ISBN:978-1-4244-1960-9, pp: 41-46.

Sharma, S., C. Mukherjee and A. Gambhir, 2014. A comparison of network-on-chip and busses. Proceedings of National Conference on Recent Advances in Electronics and Communication Engineering (RACE-2014), March 28-29, 2014, The Education Group, New Zealand, Oceania, pp: 1-7.

Swain, A.K., K.R. Babu, S.N. Satpathy and K.K. Mahapatra, 2016. FPGA prototyping and parameterised based resource evaluation of network on chip architecture. Proceedings of the IEEE Conference on Distributed Computing, VLSI, Electrical Circuits and Robotics (DISCOVER), August 13-14, 2016, IEEE, Mangalore, India, ISBN: 978-1-5090-1624-2, pp: 227-231.

Zakaria, F.F., N. Latif, S.J. Hashim, P. Ehkan and F.Z. Rokhani, 2016. Cooperative virtual channel router for adaptive hardwired FPGA network-on-chip. Proceedings of the 2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), October 25-28, 2016, IEEE, Jeju, South Korea, ISBN:978-1-5090-1571-9, pp: 358-361.