References

Bienia, C., S. Kumar, J.P. Singh and K. Li, 2008. The parsec benchmark suite: Characterization and architectural implications. Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, Oct. 25-29, New York, USA., pp: 72-81.

Chandra, D., F. Guo, S. Kim and Y. Solihin, 2005. Predicting inter-thread cache contention on a chip multi-processor architecture. Proceedings of the 11th International Symposium on High-Performance Computer Architecture, Feb. 12-16, IEEE Computer Society Washington DC, USA., pp: 340-351.

Chen, S., P.B. Gibbons, M. Kozuch, V. Liaskovitis and A. Ailamakiet al., 2007. Scheduling threads for constructive cache sharing on CMPs. Proceedings of the Nineteenth Annual ACM Symposium on Parallel Algorithms and Architectures, June 9-11, San Diego, California, USA., pp: 105-115.

Chishti, Z., M.D. Powell and T.N. Vijaykumar, 2005. Optimizing replication, communication and capacity allocation in CMPs. Proceedings of the 32nd International Symposium on Computer Architecture, June 4-8, IEEE Computer Society Washington DC, USA., pp: 357-368.

Fedorova, A., M. Seltzer, C. Small and D. Nussbaum, 2005. Performance of multithreaded chip multiprocessors and implications for operating system design. Proceedings of the Annual Conference on USENIX Annual Technical Conference, April 10-15, USENIX Association Berkeley CA, USA., pp: 26-26.

Feitelson, D.G. and L. Rudolph, 1992. Gang scheduling performance benefits for fine-grain synchronization. J. Parallel Distributed Comput., 16: 306-318.
Direct Link  |  

Kundu, P., M. Annavaram, T. Diep and J. Shen, 2004. A case for shared instruction cache on chip multiprocessors running OLTP. ACM SIGARCH Comput. Arch. News, 32: 11-18.
Direct Link  |  

Linux-Kernel Archive, 2009. SMP performance degradatioin with sysbench. http://www.ussg.iu.edu/hypermail/linux/kernel/0702.3/0299.html.

Ogawa, S. and K. Hiraki, 2005. A speedup technique with scheduler using process execution information. ACS, 46: 161-169.
Direct Link  |  

Snavely, A., D.M. Tullsen and G. Voelker, 2002. Symbiotic jobscheduling with priorities for a simultaneous multithreading processor. ACM SIGMETRICS Performance Eval. Rev., 30: 66-76.
Direct Link  |  

Yamada, S. and S. Kusakabe, 2008. Development of a thread scheduler for global aggregation of sibling threads. Res. Rep. Inform. Sci. Elect. Eng. Kyushu Univ., 1: 69-74.

Yamada, S. and S. Kusakabe, 2008. Effect of context aware scheduler on TLB. Proceedings of IEEE International Symposium on Parallel and Distributed Processing, April 14-18, Kyushu University, Fukuoka, pp: 1-8.

Ziemba, S., G. Upadhyaya and V.S. Pai, 2008. Analyzing the effectiveness of multicore scheduling using performance counters. http://cobweb.ecn.purdue.edu/~vpai/Publications/ziemba-wiosca08.pdf.