References

Chen, X., J. Yang and L.X. Shi, 2011. A fast locking all-digital phase-locked loop via feed-forward compensation technique. VLSI. Syst. IEEE. Trans., 19: 857-868.
CrossRef  |  Direct Link  |  

Chuang, Y.C., S.L. Tsai, C.E. Liu and T.H. Lin, 2012. An all-digital phase-locked loop with dynamic phase control for fast locking. Proceedings of the 2012 IEEE Asian Conference on Solid State Circuits (A-SSCC), November 12-14, 2012, IEEE, Kobe, Japan, pp: 297-300.

Daniels, J., W. Dehaene, M.S. Steyaert and A. Wiesbauer, 2010. A/D conversion using asynchronous delta-sigma modulation and time-to-digital conversion. Circuits Syst. I Reg. Pap. IEEE. Trans., 57: 2404-2412.
CrossRef  |  Direct Link  |  

Dudek, P., S. Szczepański and J.V. Hatfield, 2000. A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line. Solid State Circuits IEEE. J., 35: 240-247.
CrossRef  |  Direct Link  |  

Hung, C.C. and S.I. Liu, 2011. A 40 GHz fast-locked all-digital phase-locked loop using a modified bang-bang algorithm. Circ. Syst. II Express Briefs IEEE. Trans., 58: 321-325.
CrossRef  |  Direct Link  |  

Kim, D.S., H. Song, T. Kim, S. Kim and D.K. Jeong, 2010. A 0.3-1.4 GHz all-digital fractional-N PLL with adaptive loop gain controller. Solid State Circ. IEEE. J., 45: 2300-2311.
CrossRef  |  Direct Link  |  

Kim, K., Y.H. Kim, W. Yu and S. Cho, 2013. A 7 bit, 3.75 ps resolution two-step time-to-digital converter in 65 nm CMOS using pulse-train time amplifier. Solid State Circuits IEEE. J., 48: 1009-1017.
CrossRef  |  Direct Link  |  

Kratyuk, V., P.K. Hanumolu, U.K. Moon and K. Mayaram, 2007. A design procedure for all-digital phase-locked loops based on a charge-pump phase-locked-loop analogy. IEEE. Trans. Circuits Syst. Psrt 2 Exp. Brief, 54: 247-251.
Direct Link  |  

Lee, J.Y., M.J. Park, B.H. Min, S. Kim and M.Y. Park et al., 2012. A 4-GHz all digital PLL with low-power TDC and phase-error compensation. Circuits Systems I Regul. Pap. IEEE. Trans., 59: 1706-1719.
CrossRef  |  Direct Link  |  

Lee, M. and A.A. Abidi, 2008. A 9 b, 1.25 ps resolution coarse-fine time-to-digital converter in 90 nm CMOS that amplifies a time residue. Solid State Circuits IEEE. J., 43: 769-777.
CrossRef  |  Direct Link  |  

Straayer, M. Z. and M.H. Perrott, 2009. A multi-path gated ring oscillator TDC with first-order noise shaping. Solid State Circuits IEEE. J., 44: 1089-1098.
CrossRef  |  Direct Link  |  

Wu, C.T., W.C. Shen, W. Wang and A.Y. Wu, 2010. A two-cycle lock-in time ADPLL design based on a frequency estimation algorithm. Circ. Syst. II Express Briefs IEEE. Trans., 57: 430-434.
CrossRef  |  Direct Link  |  

Xu, L., S. Lindfors, K. Stadius and J. Ryynanen, 2010. A 2.4-GHz low-power all-digital phase-locked loop. Solid State Circ. IEEE. J., 45: 1513-1521.
CrossRef  |  Direct Link  |