References

Chakrabarty, K. and S. Swaminathan, 2000. Built-in self testing of high-performance circuits using twisted-ring counters. Proceedings of the The 2000 IEEE International Symposium on Circuits and Systems ISCAS, May 28-31, 2000, IEEE, Geneva, Switzerland, ISBN: 0-7803-5482-6, pp: 72-75.

Chakrabarty, K., B.T. Murray and V. Iyengar, 2000. Deterministic built-in test pattern generation for high-performance circuits using twisted-ring counters. IEEE. Trans. Very Large Scale Integr. VLSI. Syst., 8: 633-636.
CrossRef  |  Direct Link  |  

Das, S.R., M. Sudarma, M.H. Assaf, E.M. Petriu and W.B. Jone et al., 2003. Parity bit signature in response data compaction and built-in self-testing of VLSI circuits with nonexhaustive test sets. IEEE. Trans. Instrum. Meas., 52: 1363-1380.
CrossRef  |  Direct Link  |  

Gonciari, P.T., A.B.M. Hashimi and N. Nicolici, 2003. Variable-length input Huffman coding for system-on-a-chip test. IEEE. Trans. Comput. Aided Des. Integr. Circuits Syst., 22: 783-796.
CrossRef  |  Direct Link  |  

Li, L. and K. Chakrabarty, 2005. Hybrid BIST based on repeating sequences and cluster analysis. Proceedings of the Conference on Design, Automation and Test in Europe, March 7-11, 2005, IEEE, Austin, Texas, ISBN: 0-7695-2288-2, pp: 1142-1147.

Lien, W.C., K.J. Lee, T.Y. Hsieh and W.L. Ang, 2013. An efficient on-chip test generation scheme based on programmable and multiple twisted-ring counters. IEEE. Trans. Comput. Aided Des. Integr. Circuits Syst., 32: 1254-1264.
CrossRef  |  Direct Link  |  

Nourani, M., M. Tehranipoor and N. Ahmed, 2008. Low-transition test pattern generation for BIST-based applications. IEEE. Trans. Comput., 57: 303-315.
CrossRef  |  Direct Link  |  

Stroele, A.P. and F. Mayer, 1997. Methods to reduce test application time for accumulator-based self-test. Proceedings of the 15th IEEE Symposium on VLSI Test, April 27-May 1, 1997, IEEE, Monterey, California, ISBN: 0-8186-7810-0, pp: 48-53.

Tenentes, V., X. Kavousianos and E. Kalligeros, 2010. Single and variable-state-skip LFSRs: Bridging the gap between test data compression and test set embedding for IP cores. IEEE. Trans. Comput. Aided Des. Integr. Circuits Syst., 29: 1640-1644.
CrossRef  |  Direct Link  |  

Wang, S. and S.K. Gupta, 2002. An automatic test pattern generator for minimizing switching activity during scan testing activity. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 21: 954-968.
CrossRef  |  

Wang, S. and S.K. Gupta, 2002. DS-LFSR: A BIST TPG for low switching activity. IEEE. Trans. Comput. Aided Des. Integr. Circuits Syst., 21: 842-851.

Wen, X., S. Kajihara, K. Miyase, T. Suzuki and K.K. Saluja et al., 2006. A new ATPG method for efficient capture power reduction during scan testing. Proceedings of the 24th IEEE Symposium VLSI Test, April 30-May 4, 2006, IEEE, Berkeley, California, ISBN: 0-7695-2514-8, pp: 6-65.

Zhou, B., Y.Z. Ye and Y.S. Wang, 2007. Simultaneous reduction in test data volume and test time for TRC-reseeding. Proceedings of the 17th ACM Great Lakes Symposium on VLSI, March 11-13, 2007, ACM, Stresa-Lago Maggiore, Italy, ISBN: 978-1-59593-605-9, pp: 49-54.

Zhou, B., Y.Z. Ye, Z.L. Li, X.C. Wu and R. Ke, 2009. A new low power test pattern generator using a variable-length ring counter. Proceedings of the 2009 10th International Symposium on Quality Electronic Design, March 16-18, 2009, IEEE, San Jose, California, ISBN: 978-1-4244-2952-3, pp: 248-252.

Zorian, Y., 1993. A distributed BIST control scheme for complex VLSI devices. Proceedings of the IEEE Symposium on VLSI Test Symposium, April 6-8, 1993, Atlantic City, NJ, USA., pp: 4-9.