References

Gowrishankar, S., T.G. Basavaraju, D.H. Manjaiah and S.K. Sarkar, 2008. Issues in wireless sensor networks. Proceedings of the World Congress on Engineering, Volume 1, July 2-4, 2008, London, UK -.

Heo, S., R. Krashinsky and K. Asanovic, 2007. Activity-sensitive flip-flop and latch selection for reduced energy. IEEE. Trans. Very Large Scale Integr. Syst., 15: 1-17.
Direct Link  |  

Jeslin and Rajakumar, 2015. Ultra low power design using average 8T differential sensing sub-threshold SRAM. Int. J. Appl. Eng. Res., 10: 11353-11359.

Lakshmi, S.K., G. Rajakumar and A.G. Saminathan, 2015. Design and analysis of sequential circuits using nanotechnology based quantum dot cellular automata. J. Nanoelectron. Optoelectron., 10: 601-610.
Direct Link  |  

Lee, Y.H. and C.W. Pan, 2015. Fully reused VLSI architecture of FM0/Manchester encoding using SOLS technique for DSRC applications. IEEE. Trans. Very Large Scale Integr. VLSI Syst., 23: 18-29.

Lee, Y.H., C.W. Pan and F.H. Tsai, 2015. VLSI architecture design of FM0/manchester codec with 100% hardware utilization rate for DSRC-based sensor nodes in ITS applications. IEEE. Sens. J., 15: 6875-6889.
CrossRef  |  Direct Link  |  

Markovic, D., B. Nikolic and V.G. Oklobdzija, 2000. A general method in synthesis of pass-transistor circuits. Microelectron. J., 31: 991-998.
Direct Link  |  

Mishra, S.S., A.K. Agrawal and R.K. Nagaria, 2010. A comparative performance analysis of various CMOS design techniques for XOR and XNOR circuits. Int. J. Emerg. Technol., 1: 1-10.
Direct Link  |  

Mohideen, S.K. and J.R. Perinbam, 2006. Design of low power double edge triggered D flip flop. Asian J. Inf. Technol., 5: 1113-1116.
Direct Link  |