References

Hu, C., P. Patel, A. Bowonder, K. Jeon and S.H. Kim et al., 2010. Prospect of tunneling green transistor for 0.1 V CMOS. Proceedings of the IEEE International Electronic Devices Meeting, December 6-8, 2010, San Francisco, CA., pp: 16.1.1-16.1.4.

Kim, D., V. Chandra, R. Aitken, D. Blaauw and D. Sylvester, 2011. Variation-aware static and dynamic writability analysis for voltage-scaled bit-interleaved 8-T SRAMs. Proceedings of the International Symposium on Low Power Electronics and Design, August 1-3, 2011, Fukuoka, pp: 145-150.

Krishnamohan, T., D. Kim, S. Raghunathan and K. Saraswat, 2008. Double-gate strained-Ge heterostructure tunneling FET (TFET) with record high drive currents and <60 mV/dec subthreshold slope. Proceedings of the IEEE International Electronic Devices Meeting, December 15-17, 2008, San Francisco, CA., pp: 1-3.

Lee, Y., D. Kim, J. Cai, I. Lauer and L. Chang et al., 2013. Low-power circuit analysis and design based on Heterojunction Tunneling Transistors (HETTs). IEEE Trans. Very Large Scale Integration Syst., 21: 1632-1643.
CrossRef  |  Direct Link  |  

Lee, Y., G. Kim, S. Bang, Y. Kim and I. Lee et al., 2012. A modular 1 mm³ die-stacked sensing platform with optical communication and multi-modal energy harvesting. Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers, February 19-23, 2012, San Francisco, CA., pp: 402-404.

Nayfeh, O.M., C.N. Chleirigh, J. Hennessy, L. Gomez, J.L. Hoyt and D.A. Antoniadis, 2008. Design of tunneling field-effect transistors using strained-silicon/strained-germanium type-II staggered heterojunctions. IEEE Electron. Device Lett., 29: 1074-1077.
CrossRef  |  Direct Link  |  

Sedra, A. and K. Smith, 1998. Microelectronic Circuits. 4th Edn., Oxford University Press, New York.

Seevinck, E., F.J. List and J. Lohstoh, 1987. Static-noise margin analysis of MOS SRAM cells. IEEE J. Solid-State Circ., 22: 748-754.
CrossRef  |  Direct Link  |  

Seok, M., D. Jeon, C. Chakrabarti, D. Blaauw and D. Sylvester, 2011. A 0.27 V, 30 MHz, 17.7 nJ/transform 1024-pt complex FFT core with super-pipelining. Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers, February 20-24, 2011, San Francisco, CA., pp: 342-344.

Zhai, B., D. Blaauw, D. Sylvester and K. Flautner, 2004. Theoretical practical limits of dynamic voltage scaling. Proceedings of the 41st Design Automation Conference, July 7-11, 2004, San Diego, CA, USA., pp: 868-873.