References

Chen, S.Y., H.W. Chen, F.C. Chiu, C.H. Liu, Z.Y. Hsieh, H.S. Huang and H.L. Hwang, 2008. Interfacial and electrical characterization of HfO2-Gated MOSCs and MOSFETs by C-V and gated-diode method. ECS Trans., 16: 131-138.
Direct Link  |  

Choi, C.H., K.Y. Nam, Z. Yu and R.W. Dutton, 2001. Impact of gate direct tunneling current on circuit performance: A simulation study. IEEE Trans. Electron Devices, 48: 2823-2829.
CrossRef  |  

Chung, S.S.S. and T.C. Li, 1992. An analytical threshold-voltage model of trench-isolated MOS devices with non-uniformly doped substrates. IEEE Trans. Electron Devices, 39: 614-622.
CrossRef  |  

Ghani, T., K. Mistry, P. Packan, S. Thompson, M. Stettler, S. Tyagi and M. Bohr, 2000. Scaling challenges and device design requirements for high performance sub-50 nm gate length planar CMOS transistors. Proceedings of the Symposium on VLSI Technology, Digest of Technical Papers, June 13-15, Honolulu, HI USA., pp: 174-175.

Hamzaoglu, F. and M.R. Stan, 2002. Circuit-level techniques to control gate leakage for sub 100nm CMOS. Proceedings of the International Symposium on Low Power Electronics and Design, Aug`02, USA., pp: 60-63.

Lee, D., D. Blaauw and D. Sylvester, 2004. Gate oxide leakage current analysis and reduction for VLSI circuits. IEEE Trans. VLSI Syst., 12: 155-166.
CrossRef  |  

Lee, D., W. Kwong, D. Blaauw and D. Sylvester, 2003. Analysis and minimization techniques for total leakage considering gate oxide leakage. Proceedings of the Design Automation Conference, June 2-6, Ann Arbor, MI USA., pp: 175-180.

Lee, H., J. Lee and H. Shin, 2002. DC and AC characteristics of sub-50-nm MOSFETs with source/drain-to-gate non-overlapped structure. IEEE Trans. Nanotechnol., 1: 219-225.
CrossRef  |  

Lee, W.C. and C. Hu, 2001. Modeling CMOS tunneling currents through ultrathin gate oxide due to conduction- and valence-band electron and hole tunneling. IEEE Trans. Electron Devices, 48: 1366-1373.
CrossRef  |  

Mohanty, S.P. and E. Kougianos, 2006. Modeling and reduction of gate leakage during behavioral synthesis of nano CMOS circuits. Proceedings of the 19th IEEE International Conference on VLSI Design, Jan. 3-7, Hyderabad, India.

Ono, M., M. Saito, T. Yoshitomi, C. Fiegna, T. Ohguro and H. Iwai, 1995. A 40 nm gate length n-MOSFET. IEEE Trans. Electron. Devices, 42: 1822-1830.
CrossRef  |  

Pregaldiny, F., C. Lallement and D. Mathiot, 2004. Accounting for quantum mechanical effects from accumulation to inversion, in a fully analytical surface-potential-based MOSFET model. Solid State Electr., 48: 781-787.
CrossRef  |  

Roy, K., S. Mukhopadhyay and H. Mahmoodi-Meimand, 2003. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. IEEE Proc., 91: 305-327.
CrossRef  |  

Sekine, K., Y. Saito, M. Hirayama and T. Ohmi, 2000. Highly robust ultrathin silicon nitride films grown at low-temperature by microwave-excitation high-density plasma for giga scale integration. IEEE Trans. Electron Devices, 47: 1370-1374.
CrossRef  |  

Sirisantana, N. and K. Roy, 2004. Low-power design using multiple channel lengths and oxide thicknesses. IEEE Design Test Comput., 21: 56-63.
CrossRef  |  

Sirisantana, N., L. Wei and K. Roy, 2000. High performace low-power cmos circuits using multiple channel length and multiple oxide thickness. Proceedings of the International Conference on Computer Design, Sept. 17-20, Austin, TX USA., pp: 227-232.

Sultania, A.K., D. Sylvester and S.S. Sapatnekar, 2004. Tradeoffs between gate oxide leakage and delay for dual Tox circuits. Proceedings of the 41st annual Design Automation Conference, June 7-11, San Diego, CA USA., pp: 761-766.

Taur, Y. and T.H. Ning, 1998. Fundamentals of Modern VLSI Devices. Cambridge University Press, New York, ISBN-13: 978-0521559591, Pages: 496.

Taur, Y., 2002. CMOS design near the limits of scaling. IBM J. Res. Dev., 46: 213-222.
CrossRef  |  

Taur, Y., D.A. Buchanan, W. Chen, D.J. Frank and K.E. Ismail et al., 1997. CMOS scaling into the nanometre regime. IEEE Proc., 85: 486-504.
CrossRef  |  

Tyagi, H.K. and P.J. George, 2008. Tunneling currents through ultra thin HfO2/Al2O3/HfO2 triple layer gate dielectrics for advanced MIS devices. J. Mater. Sci.: Mater. Electr., 19: 902-907.
CrossRef  |  

Vishnyakov, A.V. Y.N. Novikov, V.A. Gritsenko and K.A. Nasyrov, 2009. The charge transport mechanism in silicon nitride: Multi-phonon trap ionization. Solid State Electr., 53: 251-255.
CrossRef  |