References

Graham, P., B. Nelson and B. Hutchings, 2001. Instrumenting bitstreams for debugging FPGA circuits. Proceeding of the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, March 29-April 2, 2001, IEEE, Brigham, Utah, ISBN:0-7695-2667-5, pp: 41-50.

Hung, E. and S.J. Wilton, 2011. Speculative debug insertion for FPGAs. Proceeding of the 2011 21st International Conference on Field Programmable Logic and Applications, September 5-7, 2011, IEEE, Vancouver, BC, ISBN:978-1-4577-1484-9, pp: 524-531.

Hung, E. and S.J. Wilton, 2014. Incremental trace-buffer insertion for FPGA debug. IEEE. Trans. Very Large Scale Integr. Syst., 22: 850-863.
CrossRef  |  Direct Link  |  

Hung, E., F. Eslami and S.J. Wilton, 2013. Escaping the academic sandbox: Realizing VPR circuits on Xilinx devices. Proceeding of the 2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines, April 28-30, 2013, IEEE, Vancouver, Canada, ISBN:978-0-7695-4969-9, pp: 45-52.

Rose, J., J. Luu, C.W. Yu, O. Densmore and J. Goeders et al., 2012. The VTR project: Architecture and CAD for FPGAs from verilog to routing. Proceedings of the ACM-SIGDA International Symposium on Field Programmable Gate Arrays, February 22-24, 2012, ACM, California, USA., ISBN:978-1-4503-1155-7, pp: 77-86.

Rose, J., V. Betz and A. Marquardt, 1999. Architecture and Cad for Deep-Submicron Fpgas. Kluwer Academic Publishers, Norwell, Massachusetts,.