References

Deng, C. and C. Chien, 1999. A low energy architecture for fast pn acquisition. Proceedings of the 1999 International Symposium on Low Power Electronics and Design, August 16-17, 1999, ACM, New York, USA., ISBN:1-58113-133-X, pp: 42-47.

Ferreiro, M., M. Cacheda and C. Mosquera, 2003. A low complexity all-digital ds-ss transceiver for powerline communications. Proceedings of the 7th International Symposium on Power-Line Communications and its Applications (ISPLC), March 26-28, 2003, European Union and Spanish Govern, Kyoto, Japan, pp: 26-28.

Peter, A., 1995. Efficient shift registers, LFSR counters and long pseudo-random sequence generators. Xilinx The Programmable Logic Company, San Jose, California, USA.

Sam, S., 2001. Digital and Analog Communication Systems. 4th Edn., Isfahan University Press, Isfahan, Iran,.