References

Ali, M.B., H.A. Rahman and M.M. Rahman, 2011. Design of a high performance reversible multiplier. Intl. J. Comput. Sci., 8: 134-141.
Direct Link  |  

Bennet, C.H., 1973. Logical reversibility of computation. IBM J. Res. Dev., 17: 525-532.
CrossRef  |  Direct Link  |  

Feynman, R., 1985. Quantum mechanical computers. Optics News, 11: 11-20.

Fletcher, W.I., 1980. An Engineering Approach to Digital Design. Prentice-Hall, Upper Saddle River, New Jersey, ISBN:9780132776998, Pages: 766.

Floyd, T.L., 2006. Digital Fundamentals. 9th Edn., Pearson Prentice Hall, New York, USA., ISBN-13: 9780131946095, Pages: 871.

Frank, M.P., 2005. Introduction to reversible computing: Motivation, progress and challenges. Proceedings of the 2nd Conference on Computing Frontiers, May 04-06, 2005, ACM, Ischia, Italy, ISBN:1-59593-019-1, pp: 385-390.

Fredkin, E. and T. Toffoli, 1982. Conservative logic. Int. J. Theor. Phys., 21: 219-253.
CrossRef  |  Direct Link  |  

Guan, Z., W. Li, W. Ding, Y. Hang and L. Ni, 2011. An arithmetic logic unit design based on reversible logic gates. Proceedings of the 2011 IEEE Pacific Rim Conference on Communications Computers and Signal Processing (PacRim), August 23-26, 2011, IEEE, Victoria, British Columbia, Canada, ISBN:978-1-4577-0252-5, pp: 925-931.

Haghparast, M. and K. Navi, 2007. A novel reversible full adder circuit for nanotechnology based systems. J. Applied Sci., 7: 3995-4000.
CrossRef  |  Direct Link  |  

Haghparast, M. and K. Navi, 2008. A novel fault tolerant reversible gate for nanotechnology based systems. Am. J. Applied Sci., 5: 519-523.
CrossRef  |  Direct Link  |  

Haghparast, M., M. Hajizadeh, R. Hajizadeh and R. Bashiri, 2011. On the synthesis of different nanometric reversible converters. Middle-East J. Sci. Res., 7: 715-720.

Hv, R.A., R. Chinmaye and K.N. Muralidhara, 2012. Design, optimization and synthesis of efficient reversible logic binary decoder. Intl. J. Comput. Appl., 46: 45-51.

Kamani, K., S. Koneti and U. Bollampalli, 2014. Energy efficient reversible logic design for code converters. ICETET. Intl. J. Res. Appl., 1: 132-136.

Landauer, R., 1961. Irreversibility and heat generation in the computing process. IBM J. Res. Dev., 5: 183-191.
CrossRef  |  

Mahfuzzreza, M., R. Islam and M.B. Ali, 2013. Optimized design of high performance reversible multiplier using BME and MHNG reversible gate. Am. Intl. J. Res. Sci. Technol. Eng. Math., 2: 227-232.
Direct Link  |  

Mano, M.M., 1979. Digital Logic and Computer Design. Prentice Hall, New York, USA., ISBN-13: 9780132145107, Pages: 612.

Moore, G.E., 1965. Cramming more compounds onto integrated circuits. Moore’s Law Publishing, Cambridge, Massachusetts. https://cseweb.ucsd.edu/classes/wi09/cse240c/Slides/02_MooresLawAnd8080.pdf

Nagamani, A.N., H.V. Jayashree and H.R. Bhagyalakshmi, 2011. Novel low power comparator design using reversible logic gates. Indian J. Comput. Sci. Eng., 2: 566-574.
Direct Link  |  

Ni, L., X. Dai, Z. Guan and W. Li, 2010. Using new designed NLG gate for the realization of four-bit reversible numerical comparator. Proceedings of the 2010 International Conference on Educational and Network Technology (ICENT), June 25-27, 2010, IEEE, Qinhuangdao, China, ISBN:978-1-4244-7660-2, pp: 254-258.

Peres, A., 1985. Reversible logic and quantum computers. Phys. Rev. A, 32: 3266-3276.
CrossRef  |  Direct Link  |  

Saravanan, M. and K.S. Manic, 2013. Energy efficient code converters using reversible logic gates. Proceedings of the 2013 IEEE International Conference on Green High Performance Computing (ICGHPC), March 14-15, 2013, IEEE, Nagercoil, India, ISBN:978-1-4673-2592-9, pp: 1-6.

Sayem, A.S.M. and M. Ueda, 2010. Optimization of reversible sequential circuits. J. Comput., 2: 208-214.
Direct Link  |  

Sengupta, D., M. Sultana and A. Chaudhuri, 2011. Realization of a novel reversible SCG gate and its application for designing parallel adder: Subtractor and match logic. Intl. J. Comput. Appl., 31: 30-35.
Direct Link  |  

Shukla, V., O.P. Singh, G.R. Mishra and R.K. Tiwari, 2014. A novel approach to design decimal to BCD encoder with reversible logic. Proceedings of the 2014 International Conference on Power Control and Embedded Systems (ICPCES), December 26-28, 2014, IEEE, Allahabad, India, ISBN:978-1-4799-5913-6, pp: 1-5.

Shukla, V., O.P. Singh, G.R. Mishra and R.K. Tiwari, 2015. A novel approach to design a 4-Bit binary comparator circuit with reversible logic using CDSM gate. Intl. J. Bus. Data Commun. Netw., 11: 36-49.
Direct Link  |  

Shukla, V., O.P. Singh, G.R. Mishra and R.K. Tiwari, 2015. A novel approach to design a redundant binary signed digit adder cell using reversible logic gates. Proceedings of the 2015 IEEE UP Section Conference on Electrical Computer and Electronics (UPCON), December 4-6, 2015, IEEE, Allahabad, India, ISBN:978-1-4673-8506-0, pp: 1-6.

Shukla, V., O.P. Singh, G.R. Mishra and R.K. Tiwari, 2015. Application of CSMT gate for efficient reversible realization of binary to gray code converter circuit. Proceedings of the 2015 IEEE UP Section Conference on Electrical Computer and Electronics (UPCON), December 4-6, 2015, IEEE, Allahabad, India, ISBN:978-1-4673-8507-7, pp: 1-6.

Shukla, V., O.P. Singh, G.R. Mishra and R.K. Tiwari, 2016. A novel approach for reversible realization of 8-bit adder-subtractor circuit with optimized quantum cost. Proceedings of the International Conference on Emerging Trends in Engineering Technology and Science (ICETETS), February 24-26, 2016, IEEE, Pudukkottai, India, ISBN:978-1-4673-6726-4, pp: 1-6.

Shukla, V., O.P. Singh, G.R. Mishra and R.K. Tiwari, 2016. An efficient approach for reversible realization of 1:4 demultiplexer circuit. Proceedings of the International Conference on Emerging Trends in Electrical Electronics & Sustainable Energy Systems (ICETEESES), March 11-12, 2016, IEEE, Sultanpur, India, ISBN:978-1-5090-2119-2, pp: 229-233.

Syamala, Y. and A.V.N. Tilak, 2011. Reversible arithmetic logic unit. Proceedings of the 3rd International Conference on Electronics Computer Technology (ICECT) 2011 Vol. 5, April 8-10, 2011, IEEE, Kanyakumari, India, ISBN:978-1-4244-8678-6, pp: 207-211.

Thapliyal, H. and A.P. Vinod, 2007. Design of reversible sequential elements with feasibility of transistor implementation. Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS 2007), May 27-30, 2007, IEEE, New Orleans, Louisiana, ISBN:1-4244-0920-9, pp: 625-628.

Thapliyal, H. and M.B. Srinivas, 2005. A new reversible TSG gate and its application for designing efficient adder circuits. Proceedings of the 7th International Symposium on Representations and Methodology of Future Computing Technologies (RM 2005), September 5-6, 2005, Cornell University, Tokyo, Japan, pp: 1-5.

Thapliyal, H. and M.B. Srinivas, 2005. Novel design and reversible logic synthesis of multiplexer based full adder and multipliers. Proceedings of the 48th Midwest Symposium on Circuits and Systems, Volume 2, August 7-10, 2005, Covington, USA., pp: 1593-1596.

Thapliyal, H. and N. Ranganathan, 2009. Design of efficient reversible binary subtractors based on a new reversible gate. Proceedings of the Annual Symposium on Computer Society, May 13-15, 2009, Tampa, FL., pp: 229-234.

Thapliyal, H., N. Ranganathan and S. Kotiyal, 2013. Design of testable reversible sequential circuits. IEEE. Trans. Very Large Scale Integr. Syst., 21: 1201-1209.
CrossRef  |  Direct Link  |  

Thunuguntla, L., K.B. Madhavi and T. Pullaiah, 2012. Designing of efficient online testable reversible multiplexers and demultiplexers with new reversible gate. Intl. J. Eng. Res. Appl., 2: 183-191.
Direct Link  |  

Toffoli, T., 1980. Reversible computing, tech memo MIT/LCS/ TM-151. MIT Computer Science and Artificial Intelligence Laboratory, Cambridge, Massachusetts.

Wang, J.C., Y. Pang and Y. Xia, 2012. A BCD priority encoder designed by reversible logic. Proceedings of the 2012 International Conference on Wavelet Active Media Technology and Information Processing (ICWAMTIP), December 17-19, 2012, IEEE, Chengdu, China, ISBN:978-1-4673-4684-9, pp: 318-321.