References

Abeysekera, S.S., Y. Xue and C. Charoensak, 2003. Design of optimal and narrow-band Laguerre filters for sigma-delta demodulators. IEEE. Trans. Circuits Syst. Analog Digital Signal Process., 50: 368-375.
CrossRef  |  Direct Link  |  

AlJuffri, A.A., A.S. Badawi, M.S. BenSaleh, A.M. Obeid and S.M. Qasim, 2015. FPGA implementation of scalable microprogrammed FIR filter architectures using Wallace tree and Vedic multipliers. Proceedings of the 2015 3rd International Conference on Technological Advances in Electrical, Electronics and Computer Engineering (TAEECE), April 29- May 1, 2015, IEEE, Beirut, Lebanon, ISBN:978-1-4799-5680-7, pp: 159-162.

Anandi, V., R. Rangarajan and M. Ramesh, 2013. Low power VLSI compressors. Proceedings of the 2013 International Conference on Green Computing, Communication and Conservation of Energy (ICGCE), December 12-14, 2013, IEEE, Chennai, India, ISBN:978-1-4673-6126-2, pp: 231-236.

Bakalis, D., E. Kalligeros, D. Nikolos, H.T. Vergos and G. Alexiou, 2000. Low power BIST for wallace tree-based multipliers. Proceedings of the 2000 IEEE 1st International Symposium on Quality Electronic Design ISQED, March 20-22, 2000, IEEE, San Jose, California, USA., ISBN:0-7695-0525-2, pp: 433-438.

Kadali, K.S. and L. Rajaji, 2015. An efficient approach for the removal of bipolar impulse noise using median filter. Indian J. Sci. Technol., Vol. 8,

Sinthuja, S., J.H. Kumar and N. Manoharan, 2014. Energy efficient voltage conversion range of multiple level shifter design in multi voltage domain. Indian J. Sci. Technol., 7: 82-86.
Direct Link  |