Journal of Engineering and Applied Sciences

Year: 2018
Volume: 13
Issue: 15
Page No. 6167 - 6172

A New Combination Method to Error Detection and Correction Using VHDL

Authors : Adham Hadi Saleh, Wisam Najm Al-Din Abed and Adnan M. Taha

References

Anonymous, 2018. Error detection and correction. Wikipedia, USA. https://en.wikipedia.org/wiki/Error_detection_and_correction

El-Medany, W.M., 2012. FPGA implementation of CRC with error correction. Proceedings of the 8th International Conference on Wireless and Mobile Communications (ICWMC’12), June 24-28, 2018, International Academy, Research and Industry Association (IARIA), Venice, Italy, ISBN:978-1-61208-203-5, pp: 266-271.

Fitriani, W. and A.P.U. Siahaan, 2016. Single-bit parity detection and correction using hamming code 7-bit model. Intl. J. Comput. Appl., 154: 12-16.

Forouzan, A.B., 2011. Data Communications and Networking. McGraw-Hill Education, New York, USA.,.

Goresky, M. and A.M. Klapper, 2002. Fibonacci and Galois representations of feedback-with-carry shift registers. IEEE. Trans. Inf. Theory, 48: 2826-2836.
CrossRef  |  Direct Link  |  

Nair, R., G. Ryan and F. Farzaneh, 1997. A symbol based algorithm for hardware implementation of Cyclic Redundancy Check (CRC). Proceedings of the International Conference on VHDL International Users' Forum, October 19-22, 1997, IEEE, Arlington, Virginia, pp: 82-87.

Rhee, M.Y., 1989. Error-Correcting Coding Theory. McGraw-Hill Education, New York, USA., ISBN:9780070520615, Pages: 462.

Saleh, A.H., 2015. Design of hamming code for 64 bit single error detection and correction using VHDL. Diyala J. Eng. Sci., 8: 22-37.
Direct Link  |  

Saleh, A.H., K.M. Saleh and S. Al-Azawi, 2018. Design and simulation of CRC encoder and decoder using VHDL. Proceedings of the 1st International Scientific Conference on Engineering Sciences and 3rd Scientific Conference on Engineering Science (ISCES’18), January 10-11, 2018, IEEE, Diyala, Iraq, ISBN: 978-1-5386-1499-0, pp: 221-225.

Shep, N. and P.H. Bhagat, 2013. Implementation of hamming code using VLSI. Intl. J. Eng. Trends Technol., 4: 186-190.
Direct Link  |  

Shukla, S. and N.W. Bergmann, 2004. Single bit error correction implementation in CRC-16 on FPGA. Proceedings of the 2004 IEEE International Conference on Field-Programmable Technology, December 6-8, 2004, IEEE, Brisbane, Australia, pp: 319-322.

Sprachmann, M., 2001. Automatic generation of parallel CRC circuits. IEEE. Des. Test Comput., 18: 108-114.
CrossRef  |  Direct Link  |  

Zhang, T. and Q. Ding, 2011. Design of (15, 11) Hamming code encoding and decoding system based on FPGA. Proceedings of the 2011 International Conference on Instrumentation, Measurement, Computer, Communication and Control, October 21-23, 2011, IEEE, Beijing, China, ISBN:978-0-7695-4519-6, pp: 704-707.

Design and power by Medwell Web Development Team. © Medwell Publishing 2024 All Rights Reserved