References

Cao, X., M. Zhang and C. Zhang, 2017. Design of a high flexible block-based computational CMOS image sensor. Proceedings of the 2017 International Conference on Electron Devices and Solid-State Circuits (EDSSC), October 18-20, 2017, IEEE, Hsinchu, Taiwan, ISBN:978-1-5386-2908-6, pp: 1-2.

Chen, P.W., C.W. Huang and C.Y. Wu, 2018. An 1.97 μ, W/Ch 65nm-CMOS 8-channel analog front-end acquisition circuit with fast-settling hybrid DC servo loop for EEG monitoring. Proceedings of the 2018 IEEE International Symposium on Circuits and Systems (ISCAS), May 27-30, 2018, IEEE, Florence, Italy, ISBN:978-1-5386-4882-7, pp: 1-5.

De, B.P., K.B. Maji, R. Kar, D. Mandal and S.P. Ghoshal, 2018. Design of optimal cmos analog amplifier circuits using a hybrid evolutionary optimization technique. J. Circuits Syst. Comput., 27: 1-23.
CrossRef  |  Direct Link  |  

Gray, P.R., P.J. Hurst, S.H. Lewis and R.G. Meyer, 2017. Analysis and Design of Analog Integrated Circuits. 5th Edn., University of Oslo, Oslo, Norway,.

Jana, D., S. Ghosh, R. RSSM. S. Mandal and A.K. Mal, 2018. Design of Low-Noise Amplifier with High CMRR for Sensor Application. In: Advanced Computational and Communication Paradigms, Bhattacharyya, S., T. Gandhi, K. Sharma and P. Dutta (Eds.). Springer, Singapore, ISBN:978-981-10-8239-9, pp: 1-10.

Lim, Y. and M.P. Flynn, 2015. A 1 mW 71.5 dB SNDR 50 MS/s 13 bit fully differential ring amplifier based SAR-assisted pipeline ADC. IEEE. J. Solid State Circuits, 50: 2901-2911.
CrossRef  |  Direct Link  |  

Moulahcene, F., N.E. Bouguechal and Y. Belhadji, 2014. A low power low noise chopper-stabilized two-stage operational amplifier for portable bio-potential acquisition systems using 90 nm technology. Intl. J. Hybrid Inf. Technol., 7: 16-19.
CrossRef  |  Direct Link  |  

Nakai, T., 2018. Operational amplifier circuit and bias current supply method. Patent and Trademark Office, Washington, DC., USA. https://patents.google.com/patent/US20170040949A1/en

Ng, K.A., Y.P. Xu, Y.E.N. Shih-Cheng and N.V. Thakor, 2018. Multi-channel neural signal amplifier system providing high CMRR across an extended frequency range. Patent and Trademark Office, Washington, DC., USA. https://patents.google.com/patent/US9867574B2/en

Sarma, M.P., N. Kalita and N.E. Mastorakis, 2017. Design of an low power miller compensated two stage OP-AMP using 45 nm technology for high data rate communication. Proceedings of the 2017 4th International Conference on Signal Processing and Integrated Networks (SPIN), February 2-3, 2017, IEEE, Noida, India, ISBN:978-1-5090-2798-9, pp: 463-467.

Sobreviela, G., M. Riverola, F. Torres, A. Uranga and N. Barniol, 2017. Optimization of the close-to-carrier phase noise in a CMOS-MEMS oscillator using a phase tunable sustaining-amplifier. IEEE. Trans. Ultrason. Ferroelectr. Freq. Control, 64: 888-897.
CrossRef  |  

Varghese, M.M. and K. Joseph, 2018. Design of low voltage two stage CMOS operational amplifier. Intl. J. Adv. Res. Ideas Innovations Technol., 4: 135-141.