Asian Journal of Information Technology

Year: 2007
Volume: 6
Issue: 6
Page No. 720 - 725

Memory Design Considerations for DDR-3 SDRAM

Authors : T. Balaji and V. Palanisamy

Abstract: The emerging DDR3 SDRAM (Double Data Rate 3 Synchronous Dynamic Random Access Memory) standard will extend the performance range of DDR memories considerably, while maintaining some amount of backward compatibility with the existing DDR2 memory standard. The design of DDR-3 was done using Verilog HDL. The new features in DDR3 build on the DDR2 SDRAM add logical improvements to increase system bandwidth (up to 1.6GB s 1) and increases performance at low power. Furthermore, the supply voltage for the memory is reduced from 1.8 V for DDR2 to just 1.5 V for DDR3 targeting a workday equivalent of battery time. DDR3 has additional features which include a Master Reset pin, an 8-bit pre-fetch and ZQ calibration in order to improve performance and reliability. This study will provide the reader with a detailed understanding of the key design considerations for DDR3 SDRAM system.

How to cite this article:

T. Balaji and V. Palanisamy , 2007. Memory Design Considerations for DDR-3 SDRAM. Asian Journal of Information Technology, 6: 720-725.

Design and power by Medwell Web Development Team. © Medwell Publishing 2022 All Rights Reserved