Authors : A. Manimaran, Aby K. Thomas and S.K. Sudheer
Abstract: The FFT plays an important role in OFDM regarding its performance. An efficient multiplier is needed to perform butterfly operation in FFT. This multiplier is related to area, power and time. The performance of OFDM depends upon the multiplier. The proposed multiplier is developed by using Verilog HDL and implemented by using Model Sim 6.3c for stimulation and Xilinx 12.4 for synthesis. The proposed multiplier reduce the number of slices, LTU (look up tables) and hence area and delay got reduced.
A. Manimaran, Aby K. Thomas and S.K. Sudheer, 2017. Design and Implementation of an Efficient FFT Processor using Modified Booth Multiplier. International Journal of Signal System Control and Engineering Application, 10: 134-139.