References

Agostinelli, M., M. Alioto, D. Esseni and L. Selmi, 2010. Leakage-delay tradeoff in FinFET logic circuits: A comparative analysis with bulk technology. Very Large Scale Integrat. Syst. IEEE. Trans., 18: 232-245.
CrossRef  |  Direct Link  |  

Cheng, F.C., S.H. Unger and M. Theobald, 2000. Self-timed carry-lookahead adders. Comput. IEEE. Trans., 49: 659-672.
CrossRef  |  Direct Link  |  

Chin, H.C., C.S. Lim and M.L.P. Tan, 2015. Design and performance analysis of 1-bit FinFET full adder cells for subthreshold region at 16 nm process technology. J. Nanomaterials, Vol. 16,

Choi, Y.K., T.J. King and C. Hu, 2002. Nanoscale CMOS spacer FinFET for the terabit era. Electron Device Lett. IEEE., 23: 25-27.
CrossRef  |  Direct Link  |  

Drazdziulis, M. and L.P. Edefors, 2003. A gate leakage reduction strategy for future CMOS circuits. Proceedings of the 29th European Conference on Solid-State Circuits, September 16-18, 2003, IEEE, Estoril, Portugal, ISBN: 0-7803-7995-0, pp: 317-320.

Ghai, D., S.P. Mohanty and G. Thakral, 2013. Comparative analysis of double gate FinFET configurations for analog circuit design. Proceedings of the 56th IEEE International Midwest Symposium on Circuits & Systems (MWSCAS), August 4-7, 2013, IEEE, Columbus, Ohio, pp: 809-812.

Gupta, S.K. and K. Roy, 2013. Device-circuit co-optimization for robust design of finFET-based SRAMs. Des. Test IEEE., 30: 29-39.
CrossRef  |  Direct Link  |  

Khandelwal, S. and S. Akashe, 2013. Design of a FinFET based inverter using MTCMOS and SVL leakage reduction technique. Proceedings of the IEEE Students Conference on Engineering and Systems (SCES), April 12-14, 2013, IEEE, Allahabad, India, ISBN: 978-1-4673-5628-2, pp: 1-6.

Lin, X., Y. Wang and M. Pedram, 2014. Stack sizing analysis and optimization for FinFET logic cells and circuits operating in the sub/near-threshold regime. Proceedings of the 15th IEEE International Symposium on Quality Electronic Design, March 3-5, 2014, IEEE, Santa Clara, California, ISBN: 978-1-4799-3945-9, pp: 341-348.

Mishra, P., A. Muttreja and N.K. Jha, 2011. FinFET Circuit Design. In: Nanoelectronic Circuit Design. Niraj, K., J.D. Chen (Eds.). Springer, New York, USA., ISBN: 978-1-4419-7444-0, pp: 23-54.

Mishra, V. and S. Akashe, 2015. Calculation of Power Delay Product and Energy Delay Product in 4-Bit FinFET Based Priority Encoder. In: Advances in Optical Science and Engineering. Lakshminarayanan, V., I. Bhattacharya (Eds.). Springer New Delhi, India, ISBN: 978-81-322-2366-5, pp: 283-289.

Moshgelani, F., D. Al-Khalili and C. Rozon, 2013. Ultra-low leakage arithmetic circuits using symmetric and asymmetric finFETs. J. Electr. Comput. Eng., Vol. 2013,

Muttreja, A., N. Agarwal and N.K. Jha, 2007. CMOS logic design with independent-gate FinFETs. Proceedings of the 25th International Conference on Computer Design ICCD, October 7-10, 2007, IEEE, Chico, California, USA., ISBN: 978-1-4244-1257-0, pp: 560-567.

Pandey, V. and S. Akashe, 2014. Design techniques for self voltage controllable circuit on 2: 1 multiplexer using 45 nm technology. Intl. J. Comput. Appl., 89: 1-18.
Direct Link  |  

Rahman, M.Z., L. Kleeman and M.A. Habib, 2015. Recursive approach to the design of a parallel self-timed adder. Very Large Scale Integr. Syst. IEEE. Trans., 23: 213-217.
CrossRef  |  Direct Link  |  

Swahn, B. and S. Hassoun, 2006. Gate sizing: FinFETs vs 32nm bulk MOSFETs. Proceedings of the 43rd Annual Conference on Design Automation, July 24-28, 2006, San Francisco, California, ISBN: 1-59593-381-6, pp: 528-531.