References

Bui, H.T., A. AlSheraidah and Y. Wang, 2000. Design and analysis of 10-transistor full adders using novel XOR-XNOR gates. Proceedings of yhe 2000 5th International Conference on Signal Processing WCCC-ICSP, August 21-25, 2000, IEEE, New York, USA., ISBN:0-7803-5747-7, pp: 619-622.

Bui, H.T., Y. Wang and Y. Jiang, 2002. Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates. IEEE Trans. Circuits Syst. II: Analog Digital Signal Process., 49: 25-30.
CrossRef  |  

Chandrakasan, A.P., S. Sheng and R.W. Brodersen, 1992. Low-power CMOS digital design. IEICE. Trans. Electron., 75: 371-382.

Sharma, T., K.G. Sharma and B.P. Singh, 2010. High performance full adder cell: A comparative analysis. Proceedings of the IEEE Symposium on Students' Technology (TechSym), April 3-4, 2010, IEEE, New York, USA., ISBN:978-1-4244-5975-9, pp: 156-160.

Vigneswaran, T., B. Mukundhan and P.S. Reddy, 2006. A novel low power and high performance 14 transistor CMOS full adder cell. J. Applied Sci., 6: 1978-1981.
CrossRef  |  Direct Link  |  

Wang, J.M., S.C. Fang and W.S. Feng, 1994. New efficient designs for XOR and XNOR functions on the transistor level. IEEE J. Solid State Circuits, 29: 780-786.
CrossRef  |  

Weste, N.H.E. and K. Eshraghian, 1993. Principles of CMOS VLSI Design-A System Perspective. Addison-Wesley, Boston, Massachusetts,.