Asian Journal of Information Technology

Year: 2020
Volume: 19
Issue: 10
Page No. 219 - 221

Improving the Performance of Single Core Processor using FPGA’s

Authors : M.S. Satyanarayana, T.M. Aruna and G.N. Divya Raj

References

Alnaeli, S.M., A. Alali and J.I. Maletic, 2012. Empirically examining the parallelizability of open source software system. Proceedings of the 19th Working Conference on Reverse Engineering (WCRE’12), October 15-18, 2012, IEEE, Kingston, Ontario, Canada, pp: 377-386.

Bailey, D.H., 1993. The NAS Parallel Benchmarks. National Aeronautics and Space Administration, Washington, DC., USA., Pages: 68.

Domeika, M. and L. Kane, 2007. Optimization techniques for intel multi-core processors. Intel Corporation, Santa Clara, California, USA.

Iancu, C., S. Hofmeyr, F. Blagojevic and Y. Zheng, 2010. Oversubscription on multicore processors. Proceedings of the IEEE International Symposium on Parallel and Distributed Processing (IPDPS’10), April 19-23, 2010, IEEE, Atlanta, Georgia, USA., pp: 1-11.

Kongetira, P., K. Aingaran and K. Olukotun, 2005. Niagara: A 32-way multithreaded SPARC processor. IEEE. Micro, 25: 21-29.
CrossRef  |  Direct Link  |  

Design and power by Medwell Web Development Team. © Medwell Publishing 2024 All Rights Reserved