References

Aul, M., M. Welzl, M. Zwicknagl and S. Hellebrand, 2005. Considerations for fault-tolerant network on chips. Proceedings of the 17th International Conference on Microelectronics, December 13-15, 2005, Islamabad, Pakistan, pp: 178-182.

Chang, Y.C., C.T. Chiu, S.Y. Lin and C.K. Liu, 2011. On the design and analysis of fault tolerant NoC architecture using spare routers. Proceedings of the 16th Asia and South Pacific Design Automation Conference, January 25-28, 2011, Yokohama, Japan, pp: 431-436.

Ebrahimi, M., M. Daneshtalab and J. Plosila, 2013. High performance fault-tolerant routing algorithm for NOC-based many-core systems. Proceedings of the 21st Euromicro International Conference on Parallel, Distributed and Network-Based Processing, February 27-March 1, 2013, Belfast, Ireland, pp: 462-469.

Elrabaa, M.E.S. and A. Bouhraoua, 2011. A hardwired NOC infrastructure for embedded systems on FPGAs. Microprocess. Microsyst., 35: 200-216.
CrossRef  |  Direct Link  |  

Feng, C.C., Z.H. Lu, A. Jantsch, M.X. Zhang and Z.H. Xing, 2013. Addressing transient and permanent faults in NOC with efficient fault-tolerant deflection router. IEEE Trans. Large Scale Integr. Syst., 21: 1053-1066.
CrossRef  |  Direct Link  |  

Griebnig, G., R. Mader, C. Steger and R. Weib, 2009. Fault insertion testing of a novel CPLD-based fail-safe system. Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, April 20-24, 2009, Nice, France, pp: 214-219.

Jafri, S.M.A.H., L. Guang, A. Hemani, K. Paul, J. Plosila and H. Tenhunen, 2012. Energy-Aware fault-tolerant network-on-chips for addressing multiple traffic classes. Proceedings of the 15th Euromicro Conference on Digital System Design, September 5-8, 2012, Izmir, Turkey, pp: 242-249.

Kohler, A., G. Schley and M. Radetzki, 2010. Fault tolerant network on chip switching with graceful performance degradation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29: 883-896.
CrossRef  |  Direct Link  |  

Majumder, T., P.P. Pande and A. Kalyanaraman, 2013. High-throughput, energy-efficient network-on-chip-based hardware accelerators. Sustainable Comput. Inform. Syst., 3: 36-46.
CrossRef  |  Direct Link  |  

Talwar, B. and B. Amrutur, 2013. Traffic engineered NOC for streaming applications. Microprocess. Microsyst., 37: 333-344.
CrossRef  |  Direct Link  |  

Tsai, W.C., D.Y. Zheng, S.J. Chen and Y.H. Hu, 2011. A fault-tolerant NoC scheme using bidirectional channel. Proceedings of the 48th ACM/EDAC/IEEE Design Automation Conference, June 5-9, 2011, New York, USA., pp: 918-923.

Zhang, L., E.E. Regentova and X.F. Tan, 2013. Packet switching optical network-on-chip architectures. Comput. Electr. Eng., 39: 697-714.
CrossRef  |  Direct Link  |