References

Anonymous, 2018. Shaping the future of next generation systems. Xilinx, San Jose, California, USA. https://www.xilinx.com/

Awadalla, M., A. Al Maashri, L. Pathuri and A. Ahmad, 2017. Customized hardware crypto engine for wireless sensor networks. Indonesian J. Electr. Eng. Comput. Sci., 7: 263-275.
CrossRef  |  Direct Link  |  

Blest, D.C. and T. Jamil, 2003. Division in a binary representation for complex numbers. Intl. J. Math. Educ. Sci. Technol., 34: 561-574.
Direct Link  |  

Herd, P., 2017. An imaginary number system. Master Thesis, Cornell University, Ithaca, New York, USA.

Ito, S. and T. Sadahiro, 2009. Beta-expansions with negative bases. Integers, 9: 239-259.
Direct Link  |  

Jamil, T. and U. Ali, 2014. Analysis of multiple-bit shift-left operations on complex numbers in (-1+ j)-base binary format. Intl. J. Electr. Comput. Eng., 4: 295-302.
Direct Link  |  

Jamil, T., 2001. The complex binary number system. IEEE. Potentials, 20: 39-41.
CrossRef  |  Direct Link  |  

Jamil, T., 2012. Complex Binary Number System: Algorithms and Circuits. Springer, Berlin, Germany, ISBN:978-81-322-0853-2, Pages: 80.

Jamil, T., B. Arafeh and A. AlHabsi, 2003. Hardware implementation and performance evaluation of complex binary adder designs. Proceedings of the 7th World Multiconference on Systemics, Cybernetics and Informatics Vol. 2, July 27-30, 2003, IIIS, Orlando, Florida, USA., pp: 68-73.

Jamil, T., N. Holmes and D. Blest, 2000. Towards implementation of a binary number system for complex numbers. Proceedings of the IEEE Conference on Southeastcon, April 9, 2000, IEEE, Nashville, Tennessee, ISBN:0-7803-6312-4, pp: 268-274.

Singh, G. and N.R. Prakash, 2017. FPGA implementation of higher order FIR filter. Intl. J. Electr. Comput. Eng., 7: 1874-1881.
Direct Link  |  

Varghese, A.A., C. Pradeep, M.E. Eapen and R. Radhakrishnan, 2016. FPGA implementation of area-efficient IEEE 754 complex divider. Procedia Technol., 24: 1120-1126.
Direct Link  |  

Zulfikar, Z., Y. Away and S.N. Rafiqa, 2017. FPGA-based design system for a two-segment fibonacci LFSR random number generator. Intl. J. Electr. Comput. Eng., 7: 1882-1891.
CrossRef  |  Direct Link  |