References

Damle, M.B., D.S. Limaye and M.G. Sonwani, 2013. Comparative analysis of different types of full adder circuits. IOSR J. Comput. Eng., 11: 01-09.

Govindarajulu, S. and T.J. Prasad, 2010. High performance VLSI design using body biasing in domino logic circuits. Int. J. Comput. Sci. Eng., 2: 1741-1745.

Gupta, T.K. and K. Khare, 2013. A new technique for leakage reduction in 65 nm footerless domino circuits. Circuits Syst., 4: 209-216.
CrossRef  |  Direct Link  |  

Kursun, V. and E.G. Friedman, 2003. Domino logic with variable threshold voltage keeper. IEEE. Trans. Very Large Scale Integr. VLSI. Syst., 11: 1080-1093.
CrossRef  |  Direct Link  |  

Mangalam, H. and K. Gunavathi, 2007. Domino logic circuit with reduced leakage and improved noise margin. Int. J. Appl. Eng. Res., 2: 585-593.
Direct Link  |  

Moore, G.E., 1998. Cramming more components onto integrated circuits. Proc. IEEE, 86: 82-85.
CrossRef  |  

Panda, P.R., A. Shrivastava, B.V.N. Silpa and K. Gummidipudi, 2010. Basic Low Power Digital Design. In: Power-Efficient System Design. Preeti, R.P., A. Shrivastava, B.V.N. Silpa and K. Gummidipudi (Eds.). Springer, USA., ISBN: 978-1-4419-6387-1, pp: 11-39.

Pierret, R.F., 1996. Semiconductor Device Fundamentals. 2nd Edn., Addison-Wesley, Reading, MA., pp: 792.

Rahmani, E., Z. Pajouhi, A.N. Kazemian and K.A. Afzali, 2006. Modified leakage-biased domino circuit with low-power and low-delay characteristics. Proceedings of the 2006 International Conference on Microelectronics, December 16-19, 2006, IEEE, Dhahran, Saudi Arabia, ISBN: 1-4244-0764-8, pp: 123-126.

Sethi, M., K. Sharma, P. Dobriyal, N. Rajput and G. Sharma, 2013. A novel high performance dual threshold voltage domino logic employing stacked transistors. Int. J. Comput. Appl., 77: 30-34.
Direct Link  |  

Wang, B., J. Zhou and T.T.H. Kim, 2015. SRAM devices and circuits optimization toward energy efficiency in multi-V th CMOS. Microelectron. J., 46: 265-272.
CrossRef  |  Direct Link  |  

Wang, J.S., S.J. Shieh, C. Yeh and Y.H. Yeh, 2004. Pseudo-footless CMOS domino logic circuits for high-performance VLSI designs. Proceedings of the 2004 International Symposium on Circuits and Systems ISCAS'04, May 23-26, 2004, IEEE, Chiayi, Taiwan, ISBN: 0-7803-8251-X, pp: 401-404.