References

Callaway, T.K. and E.E. Swartzlander, 1993. Optimizing multipliers for WSI. Proceedings of the 5th Annual IEEE International Conference on Wafer Scale Integration, January 20-22, 1993, IEEE, San Francisco, California, USA., ISBN:0-7803-0867-0, pp: 85-94.

Dadda, L., 1965. Some schemes for parallel multipliers. Alta Frequenza, 34: 349-356.
Direct Link  |  

Gurjar, P., R. Solanki, P. Kansliwal and M. Vucha, 2011. VLSI implementation of adders for high speed ALU. Proceedings of the India 2011 Annual IEEE Conference on INDICON, December 16-18, 2011, IEEE, Hyderabad, India, ISBN:978-1-4577-1110-7, pp: 1-6.

MacSorley, O.L., 1961. High-speed arithmetic in binary computers. Proc. IRE., 49: 67-91.
CrossRef  |  Direct Link  |  

Malik, S. and S. Dhall, 2012. Implementation of MAC unit using booth multiplier and ripple carry adder. Intl. J. Appl. Eng. Res., 7: 358-363.

Sen, A., P. Mitra and D. Datta, 2013. Low power mac unit for DSP processor. Intl. J. Recent Technol. Eng., 1: 93-95.

Sharma, A., A. Srivastava, A. Agarwal, D. Rana and S. Bansal, 2014. Design and implementation of booth multiplier and its application using VHDL. Intl. J. Sci. Eng. Technol., 3: 561-563.
Direct Link  |  

Sudeep, M., M.S. Bimba and M. Vucha, 2014. Design and FPGA implementation of high speed vedic multiplier. Intl. J. Comput. Appl., 116: 6-9.

Veeramachaneni, S., K.M. Krishna, L. Avinash, S.R. Puppala and M.B. Srinivas, 2007. Novel architectures for high-speed and low-power 3-2, 4-2 and 5-2 compressors. Proceedings of the 6th and 20th International Conference Held Jointly with on VLSI Design and Embedded Systems, January 6-10, 2007, IEEE, Bangalore, India, ISBN:0-7695-2762-0, pp: 324-329.

Wallace, C.S., 1964. A suggestion for a fast multiplier. IEEE Trans. Electr. Comput., EC-13: 14-17.
CrossRef  |