References

Aiswarya, P.R., A. Jayan, S.P. Archa, M. Manuel and P. Jose, 2015. H-Bridge multilevel inverter with reduced THD for automotive applications. Intl. J. Ind. Electron. Electr. Eng., 3: 84-89.
Direct Link  |  

Atithi, B.P. and H.H. Patel, 2015. Control of assymetric cascaded H-bridge multilevel inverter. Intl. J. Curr. Eng. Sci. Res., 2: 44-49.
Direct Link  |  

Bharath, K. and R.J. Satputaley, 2013. Single phase assymetrical cascaded multilevel inverter design for induction motor. Intl. J. Electr. Electron. Data Commun., 1: 8-13.
Direct Link  |  

Bhargava, N., S. Gupta and S.P. Phulambrikar, 2014. Analysis of assymetrical cascaded 7 level and 9 level multilevel inverter for design for asynchronous motor. Intl. J. Eng. Res. Technol., 3: 499-504.

Gobinath, K., S. Mahendran and I. Gnanambal, 2013. New cascaded H-bridge multilevel inverter with improved efficiency. Intl. J. Adv. Res. Electr. Electron. Instrum. Eng., 2: 1263-1271.
Direct Link  |  

Kavitha, R., R. Thottungal and C.R. Gloria, 2014. Hardware implemetation of hybrid cascaded multilevel inverter for generating different voltage levels. Intl. J. Emerging Technol. Adv. Eng., 4: 634-639.
Direct Link  |  

Kavousi, A., B. Vahidi, R. Salehi, M. Bakhshizadeh, N. Farokhnia and S.S. Fathi, 2012. Application of the bee algorithm for selective harmonic elimination strategy in multilevel inverters. IEEE Trans. Power Electron., 27: 1689-1696.
CrossRef  |  Direct Link  |  

Kumar, J., 2012. THD analysis for different levels of cascade multilevel inverters for industrial applications. Intl. J. Emerging Technol. Adv. Eng., 2: 237-244.
Direct Link  |  

Kumar, V., A. Mittal and A.H. Saifee, 2014. A new model of H-bridge multilevel inverter for reduced harmonics distortion. Intl. J. Eng. Res. Appl., 4: 30-35.
Direct Link  |  

Mahendran, K. and S.U. Prabhu, 2016. An experimental investigation on implementation of advanced cascaded multilevel inverter for renewable energy applications. Intl. J. Innovations Eng. Technol., 7: 209-217.
Direct Link  |  

Maheswari, A., S. Mahendran and I. Gnanambal, 2012. Implementation of fundamental frequency switching scheme on multi-level cascaded H-bridge inverter fed three phase induction motor drive. Wulfenia J., 19: 10-23.

Manivanna, G.M. and R.R. Reddy, 2010. Analysis and simulation of seven level inverter system. Intl. J. Eng. Technol. Sci., 1: 62-68.
Direct Link  |  

Murugesan, M., R. Sakthivel, E. Muthukumaran and R. Sivakumar, 2012. Sinusoidal PWM based modified cascaded multilevel inverter. Intl. J. Comput. Eng. Res., 2: 529-539.
Direct Link  |  

Napoles, J., A.J. Watson, J.J. Padilla, J.I. Leon and L.G. Franquelo et al., 2013. Selective harmonic mitigation technique for cascaded H-bridge converters with nonequal DC link voltages. IEEE. Trans. Ind. Electron., 60: 1963-1971.
CrossRef  |  Direct Link  |  

Perumal, M. and D. Nanjudapan, 2011. Performance enhancement of embedded system based multilevel inverter using genetic algorithm. J. Electr. Eng., 62: 190-198.
Direct Link  |  

Sathik, M.J. and K. Ramani, 2014. A novel approach of multilevel inverter with reduced power electronics devices. World Acad. Sci. Eng. Technol. Int. J. Electr. Comput. Energetic Electr. Commun. Eng., 8: 1696-1702.

Sekhar, O.C. and K.C. Sekhar, 2012. Modulation and control of multilevel inverter fed DTC induction motor drive. Intl. J. Energy Power, 1: 7-17.
Direct Link  |  

Sepahvand, H., J. Liao and M. Ferdowsi, 2011. Investigation on capacitor voltage regulation in cascaded H-bridge multilevel converters with fundamental frequency switching. IEEE. Trans. Ind. Electron., 58: 5102-5111.
CrossRef  |  Direct Link  |  

Suresh, K.S. and M.V. Prasad, 2012. Analysis and simulation of new seven level inverter topology. Intl. J. Sci. Res. Publ., 2: 1-6.

Wanjekeche, T., D.V. Nicolae and A.A. Jimoh, 2012. Realization of a nine-level cascaded NPC-H-bridge PWM inverter using phase-shifted carrier PWM technique. J. Energy Power Eng., 6: 1335-1342.
Direct Link  |  

Yadav, R. and P. Bansal, 2014. A single-phase carrier phase-shifted PWM multilevel inverter for 9-level with reduced switching devices. Intl. J. Sci. Eng. Technol. Res., 3: 1427-1433.
Direct Link  |