References

Ahmed K.S., A. Liakot, M.B. Karim and S.M.T. Ahmad, 2013. FPGA implementation of an AES processor. J. Inf. Commun. Technol., 1: 1212-1218.
Direct Link  |  

Ankita, J., C. Prajakta, G. Tejaswini and S.C. Wagaj, 2017. Implementation of Advanced Encryption Standard (AES) on FPGA. Intl. J. Eng. Sci. Comput., 7: 12313-12317.
Direct Link  |  

Cristian, U.C., C. David, C. Charles, V. Ingrid and C. Frank, 2015. A hardware implementation in FPGA of the Rijndael algorithm. Master Thesis, Department of Electrical Engineering, University of California Los Angeles, Los Angeles, California.

Gurpinder, K. and S.A. Singh, 2014. Efficiently high speed implementation of AES algorithm on FPGA. Intl. J. Res. Appl. Sci. Eng. Technol., 5: 1088-1093.
Direct Link  |  

Kosaraju, N.M., 2003. A VLSI architecture for Rijndael, the advanced encryption standard. BA Thesis, College of Engineering, University of South Florida, Tampa, Florida, USA.

Manteena, R., 2004. A VHDL implementation of the advanced encryption standard-rijndael algorithm. Master Thesis, College of Engineering, University of South Florida, Tampa, Florida, USA.

Singh, K.P. and S. Dod, 2016. An efficient hardware design and implementation of Advanced Encryption Standard (AES) algorithm. Intl. J. Recent Adv. Eng. Technol., 4: 5-9.
Direct Link  |  

Soumya, K. and G.S. Kishore, 2013. Design and implementation of rijndael encryption algorithm based on FPGA. Intl. J. Comput. Sci. Mob. Comput., 2: 120-127.
Direct Link  |  

Tibrewal, A. and V. Kumar, 2014. FPGA implementation of advanced encryption standard. BA Thesis, Department of Electronics & Communication Engineering, National Institute of Technology, Rourkela, India.

Tonde, A.R. and A.P. Dhande, 2014. Implementation of Advanced Encryption Standard (AES) algorithm based on FPGA. Intl. J. Curr. Eng. Technol., 4: 1048-1050.
Direct Link  |  

Varhade, S.A. and N.N. Kasat, 2015. Implementation of AES algorithm using FPGA and its performance analysis. Intl. J. Sci. Res., 4: 2484-2492.
Direct Link  |