References

Baker, R.J., 2009. CMOS Circuit Design, Layout and Simulation. 3rd Edn., John Wiley & Sons, Hoboken, New Jersey, Pages: 1178.

Behzad, R., 2001. Design of Analog CMOS Integrated Circuits. McGraw-Hill Education, New York, USA., ISBN:9780072822588, Pages: 684.

Jeong, Y., Y.C. Choi, E.J. Choi, S. Ham and K.W. Kwon et al., 2012. 0.37 mW/Gb/s low power SLVS transmitter for battery powered applications. Proceedings of the 2012 IEEE International Symposium on Circuits and Systems (ISCAS), May 20-23, 2012, IEEE, Seoul, South Korea, ISBN:978-1-4673-0218-0, pp: 1955-1958.

Lee, K., S. Kim, G. Ahn and D.K. Jeong, 1995. A CMOS serial link for fully duplexed data communication. IEICE. Trans. Electron., 78: 601-612.
Direct Link  |  

Menolfi, C., T. Toifl, P. Buchmann, M. Kossel and T. Morf et al., 2007. A 16Gb-s source-series terminated transmitter in 65nm CMOS SOI. Proceedings of the 2007 IEEE International Conference on Solid-State Circuits (ISSCC 2007), February 11-15, 2007, IEEE, San Francisco, California, ISBN:1-4244-0852-0, pp: 446-614.

Purushothaman, A. and C.D. Parikh, 2015. A low power low area capacitor array based digital to analog converter architecture. Microelectron. J., 46: 928-934.
Direct Link  |  

Purushothaman, A. and C.D. Parikh, 2015. A new delay model and geometric programming-based design automation for latched comparators. Circuits Syst. Signal Process., 34: 2749-2764.
Direct Link  |  

Purushothaman, A., 2016. MINLP based power optimization for pipelined ADC. Proceedings of the 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), July 11-13, 2016, IEEE, Pittsburgh, Pennsylvania, ISBN:978-1-4673-9040-8, pp: 508-511.

Reyes, B.T., G. Paulina, L. Tealdi, E. Labat and R. Sanchez et al., 2014. A 1.6 Gb/s CMOS LVDS transmitter with a programmable pre-emphasis system. Proceedings of the 5th IEEE Latin American Symposium on Circuits and Systems (LASCAS14), February 25-28, 2014, IEEE, Santiago, Chile, ISBN:978-1-4799-2508-7, pp: 1-4.

Sahoo, B.D. and B. Razavi, 2013. A 10-b 1-GHz 33-mW CMOS ADC. IEEE. J. Solid-State Circuits, 48: 1442-1452.
CrossRef  |  Direct Link  |  

Wong, K.L., H. Hatamkhani, M. Mansuri and C.K. Yang, 2004. A 27-mW 3.6-gb/s I/O transceiver. IEEE. J. Solid-State Circuits, 39: 602-612.
CrossRef  |  Direct Link  |