References

Chandrakasan, A.P. and R.W. Brodersen, 1995. Low Power Digital Design. Springer, Berlin, Germany, ISBN:978-1-4613-5984-5, Pages: 401.

Gao, L., 2011. High performance complementary pass transistor logic full adder. Proceedings of the International Conference on Electronic and Mechanical Engineering and Information Technology (EMEIT) Vol. 8, August 12-14, 2011, IEEE, Harbin, China, ISBN:978-1-61284-087-1, pp: 4306-4309.

Goel, S., M.A. Elgamel, M.A. Bayoumi and Y. Hanafy, 2006. Design methodologies for high-performance noise-tolerant XOR-XNOR circuits. IEEE. Trans. Circuits Syst. I. Regul. Paper, 53: 867-878.
CrossRef  |  Direct Link  |  

Jia, S., S. Lyu, Q. Meng, F. Wu and H. Xu, 2013. A new low-power CMOS dynamic logic circuit. Proceedings of the 2013 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), June 3-5, 2013, IEEE, Hong Kong, China, ISBN:978-1-4673-2523-3, pp: 1-2.

Kang, J.H. and J.B. Kim, 2004. Design of a low power CVSL full adder using low-swing technique. Proceedings of the 2004 IEEE International Conference on Semiconductor Electronics (ICSE04), December 7-9, 2004, IEEE, Kuala Lumpur, Malaysia, ISBN:0-7803-8658-2, pp: 1-5.

Kumar, V., V. Gupta and R. Maurya, 2012. A study and analysis of high speed adders in power-constrained environment. Intl. J. Soft Comput. Eng., 2: 281-287.
Direct Link  |  

Navi, K., O. Kavehei, M. Rouholamini, A. Sahafi, S. Mehrabi and N. Dadkhahi, 2008. Low-power and high-performance 1-Bit CMOS full-adder cell. J. Comput., 3: 48-54.
CrossRef  |  Direct Link  |  

Neil, H.E.W. and D.M. Harris, 2011. CMOS VLSI Design: A Circuits and Systems Perspective. Addison-Wesley, Boston, Massachusetts, USA., ISBN:9780321547743, Pages: 838.

Roy, K. and S.C. Prasad, 2009. Low-Power Cmos Vlsi Circuit Design. Wiley India Pvt. Ltd., New York, ISBN: 9788126520237, Pages: 376.

Sun, S.W. and P.G. Tsui, 1995. Limitation of CMOS supply-voltage scaling by MOSFET threshold-voltage variation. IEEE. J. Solid State Circuits, 30: 947-949.
CrossRef  |  Direct Link  |  

Verma, P.K., S.K. Singh, A. Kumar and S. Singh, 2012. Design and analysis of logic gates using static and domino logic technique. Intl. J. Sci. Technol. Res., 1: 122-125.
Direct Link  |  

Wairya, S., R.K. Nagaria and S. Tiwari, 2012. Performance analysis of high speed hybrid CMOS full adder circuits for low voltage VLSI design. VLSI. Des., 2012: 1-18.
CrossRef  |  Direct Link  |  

Yeo, K.S. and K. Roy, 2004. Low Voltage, Low Power VLSI Subsystems. McGraw-Hill, Inc., New York, USA., ISBN:9780071437868, Pages: 293.

Zimmermann, R. and W. Fichtner, 1997. Low-power logic styles: CMOS versus pass-transistor logic. IEEE J. Solid-State Circ., 32: 1079-1090.
CrossRef  |  Direct Link  |