References

Aiswarya, K., V. Jayaraj and D. Ebenezer, 2010. A new and efficient algorithm for the removal of high density salt and pepper noise in images and videos. Proceedings of the 2nd International Conference on Computer Modeling and Simulation, Volume 4, January 22-24, 2010, Sanya, Hainan, pp: 409-413.

Anonymous, 2014. Universal Verification Methodology (UVM) 1.2 class reference. Accellera Standards Organization, Napa, California, USA. http://www.accellera.org/images/downloads/standards/uvm/UVM_Class_Reference_Manual_1.2.pdf

Astola, J. and P. Kuosmanen, 1997. Fundamentals of Nonlinear Digital Filtering. CRC Press, Boca Raton, New York.

Bergeron, J., 2012. Writing Testbenches: Functional Verification of HDL Models. 2nd Edn., Springer Science Business Media, Berlin, Germany, ISBN:978-1-4613-5012-5, Pages: 477.

Chen, P.Y. and C.Y. Lien, 2008. An efficient edge-preserving algorithm for removal of salt-and-pepper noise. IEEE Signal Process. Lett., 15: 833 -836.
CrossRef  |  

Esakkirajan, S., T. Veerakumar, A.N. Subramanyam and C.H. PremChand, 2011. Removal of high density salt and pepper noise through modified decision based unsymmetric trimmed median filter. IEEE Signal Proc. Lett., 18: 287-290.
CrossRef  |  Direct Link  |  

Glasser, M., 2009. Open Verification Methodology Cookbook. Springer, New York, USA., ISBN:978-1-4419-0967-1, Pages: 235.

Holloway, S., 2012. The UVM Register Layer-introduction, experiences and recipes. Dialog Semiconductor, Reading, UK.

Hwang, H. and R.A. Haddad, 1995. Adaptive median filters: New algorithms and results. IEEE Trans. Image Proc., 4: 499-502.
Direct Link  |  

Iman, S., 2008. Step-by-Step Functional Verification with SystemVerilog and OVM. Hansen Brown Publishing, San Francisco, California, USA., ISBN-13:978-0981656212, Pages: 520.

Jain, A. and R. Gupta, 2015. Scaling the UVM_REG model towards automation and simplicity of use. Proceedings of the 28th International Conference on VLSI Design (VLSID), January 3-7, 2015, IEEE, Bangalore, India, ISBN:978-1-4799-6658-5, pp: 164-169.

Jain, A. and R. Gupta, 2016. Unified and modular modeling and functional verification framework of real-time image signal processors. VLSI Design, 2016: 1-14.
CrossRef  |  Direct Link  |  

Jain, A. and R. Gupta, 2017. A novel and efficient black and white area preserving algorithm for removal of salt and pepper noise. Intl. J. Electron. Eng. Res., 9: 1055-1070.
Direct Link  |  

Jain, A., D. Gupta, S. Jana and K. Kumar, 2014. Early development of UVM based verification environment of image signal processing designs using TLM reference model of RTL. Intl. J. Adv. Comput. Sci. Appl., 5: 77-82.
Direct Link  |  

Jain, A., G. Bonanno, H. Gupta and A. Goyal, 2013. Generic System Verilog universal verification methodology based reusable verification environment for efficient verification of image signal processing IPs/SoCs. Intl. J. VLSI Design Commun. Syst., 3: 13-25.
CrossRef  |  Direct Link  |  

Jayaraj, V. and D. Ebenezer, 2010. A new switching-based median filtering scheme and algorithm for removal of high-density salt and pepper noise in images. EURASIP. J. Adv. Signal Process., 2010: 1-11.
CrossRef  |  Direct Link  |  

Kannavara, R., 2013. Towards a unified framework for pre-silicon validation. Proceedings of the 4th International Conference on Information, Intelligence, Systems and Applications (IISA), July 10-12, 2013, IEEE, Piraeus, Greece, ISBN:978-1-4799-0771-7, pp: 1-7.

Kim, Y., H.S. Kim, R. Lee and S. Kang, 2009. FPGA-based verification methodology of SoC-type CMOS image signal processor. Proceedings of the International SOC Conference on SOCC, September 9-11, 2009, IEEE, Belfast, UK, ISBN:978-1-4244-4940-8, pp: 231-234.

Kitchen, N. and A. Kuehlmann, 2007. Stimulus generation for constrained random simulation. Proceedings of the 2007 IEEE/ACM International Conference on Computer-Aided Design, November 05-08, 2007, IEEE Press, San Jose, California, USA., ISBN:1-4244-1382-6, pp: 258-265.

Liang, C., G. Zhong, S. Huang and B. Xia, 2014. UVM-AMS based sub-system verification of wireless power receiver SoC. Proceedings of the 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), October 28-31, 2014, IEEE, Guilin, China, ISBN:978-1-4799-3296-2, pp: 1-3.

Marconi, S., E. Conti, J. Christiansen and P. Placidi, 2015. Reusable System Verilog-UVM design framework with constrained stimuli modeling for high energy physics applications. Proceedings of the International Conference Symposium on Systems Engineering (ISSE), September 28-30, 2015, IEEE, Rome, Italy, pp: 391-397.

Nair, M.S., K. Revathy and R. Tatavarti, 2008. Removal of salt-and pepper noise in images: A new decision-based algorithm. Proceedings of the International Multi Conference of Engineers and Computer Scientists, March 19-21, 2008, IAENG, Hong Kong, ISBN:978-988-98671-8-8, pp: 1-6.

Ng, P.E. and K.K. Ma, 2006. A switching median filter with boundary discriminative noise detection for extremely corrupted images. IEEE Trans. Image Process., 15: 1506-1516.
CrossRef  |  

Rosenberg, S. and K. Meade, 2013. A Practical Guide to Adopting the Universal Verification Methodology (UVM). 2nd Edn., Cadence Design Systems, San Jose, California, USA., ISNB:978-1-300-53593-5, Pages: 319.

Rosenberg, S., 2012. Register This! Experiences applying UVM registers. Cadence Design System, San Jose, California.

Sree, S.J., S. Ashwin and S.A. Kumar, 2012. Edge preserving algorithm for impulse noise removal using FPGA. Proceedings of the International Conference on Machine Vision and Image Processing (MVIP), December 14-15, 2012, IEEE, Taipei, Taiwan, ISBN:978-1-4673-2319-2, pp: 69-72.

Srinivasan, K.S. and D. Ebenezer, 2007. A new fast and efficient decision-based algorithm for removal of high-density impulse noises. IEEE. Signal Process. Lett., 14: 189-192.
CrossRef  |  Direct Link  |  

Swan, S., 2001. An introduction to system level modeling in system C 2.0. Cadence Design Systems, Inc., San Jose, California, USA.

Timisescu, T. and U. Simm, 2015. Leveraging the UVM register abstraction layer for memory sub-system verification. Proceedings of the European Conference on Design and Verification Conference and Exhibition DVCon, October 24-25, 2015, Holiday Inn Munich City Center, Munich, Germany, pp: 1-7.

Veerakumar, T., S. Esakkirajan and I. Vennila, 2012. High density impulse noise removal using modified switching bilateral filter. Intl. J. Circuits Syst. Signal Process., 6: 189-196.
Direct Link  |  

Wang, Z. and D. Zhang, 1999. Progressive switching median filter for the removal of impulse noise from highly corrupted images. IEEE. Trans. Circuits Syst. II Analog Digital Signal Process., 46: 78-80.
CrossRef  |  Direct Link  |  

Zhang, S. and M.A. Karim, 2002. A new impulse detector for switching median filters. J. IEEE Signal Process. Lett., 9: 360-363.
CrossRef  |  Direct Link  |